Title:
METHOD AND SYSTEM FOR INTEGRATING CORES IN FPGA-BASED SYSTEM-ON-CHIP (SOC)
Document Type and Number:
WIPO Patent Application WO2003073314
Kind Code:
A3
Abstract:
The invention provides an interface that can facilitate integration of user specific proprietary cores and commercially available cores during customization of an FPGA-based SoC. A selected hardware or software system component (380) used for customizing the FPGA-based SoC can be configured (382) using parameters that can be automatically propagated (384) and used to configure peer system components. During configuration (388) of the peer system components, other parameters used to configure those peer system components can also be propagated (400) and used to configure other system components during customization of the FPGA-based SoC.
More Like This:
Inventors:
HWANG L JAMES
SANCHEZ RENO L
SANCHEZ RENO L
Application Number:
PCT/US2003/005135
Publication Date:
October 07, 2004
Filing Date:
February 21, 2003
Export Citation:
Assignee:
XILINX INC (US)
International Classes:
G06F17/50; (IPC1-7): G06F17/50; G06F9/445
Domestic Patent References:
| WO2001044934A1 | 2001-06-21 | |||
| WO2002008888A2 | 2002-01-31 | |||
| WO2001044935A1 | 2001-06-21 |
Foreign References:
| US5889990A | 1999-03-30 |
Other References:
MICROSOFT CORPORATION: "Microsoft Windows CE Platform Builder 3.0: Getting Started", MICROSOFT MSDN WEBSITE, May 2000 (2000-05-01), redmond, pages 1 - 21, XP002273531, Retrieved from the Internet [retrieved on 20040315]
Download PDF:
Previous Patent: METHOD FOR TRANSFERRING DATA VIA A DATA BUS
Next Patent: INTERACTIVE GENERATION OF GRAPHICAL VISUALIZATIONS OF LARGE DATA STRUCTURES
Next Patent: INTERACTIVE GENERATION OF GRAPHICAL VISUALIZATIONS OF LARGE DATA STRUCTURES