Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
METHODS AND SYSTEMS FOR DSP-BASED RECEIVERS
Document Type and Number:
WIPO Patent Application WO2002071616
Kind Code:
A3
Abstract:
Digital signal processing based methods and systems for receiving data signals include parallel receivers, multi-channel receivers, timing recovery schemes, and, without limitation, equalization schemes. The present invention is implemented as a multi-path parallel receiver in which an analog-to-digital converter ("ADC") and/or a digital signal processor ("DSP") are implemented with parallel paths that operate at lower rates than the received data signal. In an embodiment, a parallel DSP-based receiver in accordance with the invention includes a separate timing recovery loop for each ADC path. The separate timing recovery loops can be used to compensate for timing phase errors in the clock generation circuit that are different for each path. In an embodiment, a parallel DSP-based receiver includes a separate automatic gain control (AGC) loop for each ADC path. The separate AGC loops can be used to compensate for gain errors on a path-by-path basis. In an embodiment, a parallel DSP-based receiver includes a separate offset compensation loop for each ADC path. The separate offset compensation loops can be used to independently compensate for offsets that are different for each path. In an embodiment the present invention is implemented as a multi-channel receiver that receives a plurality of data signals. In an embodiment, one or more of the following types of equalization are performed, alone and/or in various combinations with one another: Viterbi equalization; feed-forward equalization ("FFE"); and/or decision feed-back equalization ("DFE").

Inventors:
AGAZZI OSCAR
GOPINATHAN VENUGOPAL
Application Number:
PCT/US2002/006019
Publication Date:
October 16, 2003
Filing Date:
March 01, 2002
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
BROADCOM CORP (US)
International Classes:
H03M1/06; H04B10/158; H04L25/03; H03M1/08; H03M1/12; (IPC1-7): H03M1/06
Domestic Patent References:
WO2001054317A22001-07-26
WO2001065788A22001-09-07
Foreign References:
EP1006697A22000-06-07
Download PDF: