NEURAL NETWORK CIRCUIT AND LEARNING METHOD THEREOF

WIPO Patent Application WO/2015/001697

A1

A neural network circuit which, even given a large number of neurons, is capable of suitably performing learning operations based on pulse timing, and a learning method therefor are provided. This neuron circuit (30) is provided with a waveform generating circuit (33) which generates an analogue pulse voltage (VPOST1) and a switching pulse voltage (VPOST2) which is for input to another neural network circuit element (40) as a first input signal (VPRE). A synapse circuit (20) is configured such that during the input acceptance period of the first input signal (VPRE) from another neural network circuit element (40), the analogue pulse voltage (VPOST1) generated in the same neuron circuit (30) as said synapse circuit (20) is inputted to a third terminal (15) of a resistance changing element (10) in said synapse circuit (20), and the resistance value of the resistance changing element (10) is changed by means of the potential difference occurring between the first terminal (13) and the third terminal (15), which depends on the magnitude of the analogue pulse voltage (VPOST1) during the input acceptance period.

NISHITANI YU
KANEKO YUKIHIRO
UEDA MICHIHITO

PCT/JP2014/002570

January 08, 2015

May 15, 2014

Click for automatic bibliography generation  

PANASONIC IP MAN CO LTD (JP)

G06N3/063; G06G7/60

JP2010146514A

2010-07-01

YU NISHITANI: "Dynamic Observation of Brain-Like Learning in a Ferroelectric Synapse Device", JAPANESE JOURNAL OF APPLIED PHYSICS, vol. 52, no. 4S, April 2013 (2013-04-01), pages 04CE06-1 - 04CE06-6

PATENT CORPORATE BODY ARCO PATENT OFFICE (JP)
Patent business corporation Owner old patent firm (JP)

View/Download PDF      PDF Help

Previous Patent: ANTENNA DEVICE

Next Patent: CLADDING METHOD FOR VALVE SEAT AND PRODUCTION METHOD FOR CYLINDER HEAD