Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
PIECEWISE POLYNOMIAL EVALUATION INSTRUCTION
Document Type and Number:
WIPO Patent Application WO/2018/057114
Kind Code:
A3
Abstract:
A method includes retrieving, at a processor, a first instruction for performing a first piecewise Horner's method operation for a polynomial and executing the first instruction. Executing the first instruction causes the processor to perform operations including accessing one or more look-up tables based on an interval of a first function input to determine a first coefficient of the polynomial for the first input range. The operations also include determining a first partial polynomial output of the first piecewise Horner's method operation. Determining the first partial polynomial output includes multiplying a first partial polynomial input with the first function input to generate a first partial value and adding the first coefficient to the first partial value to determine the first partial polynomial output.

More Like This:
WO/2024/079772POLYNOMINAL APPROXIMATION DEVICE AND POLYNOMINAL APPROXIMATION METHOD
JP2003187175ELECTRON ORBIT COMPUTING EQUIPMENT, CONTROL METHOD OF ELECTRON ORBIT COMPUTING EQUIPMENT, CONTROL PROGRAM OF ELECTRON ORBIT COMPUTING EQUIPMENT, AND STORAGE MEDIUM
JPH0215384METHOD FOR INTERPOLATION AND DIGITAL DIFFERENTIAL ANALYSIS
Inventors:
MAHURIN ERIC (US)
HOYLE DAVID (US)
Application Number:
PCT/US2017/044175
Publication Date:
May 11, 2018
Filing Date:
July 27, 2017
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
QUALCOMM INC (US)
International Classes:
G06F17/17; G06F7/544
Domestic Patent References:
WO2005116862A22005-12-08
Other References:
DONG-U LEE ET AL: "Hardware Implementation Trade-Offs of Polynomial Approximations and Interpolations", IEEE TRANSACTIONS ON COMPUTERS, vol. 57, no. 5, May 2008 (2008-05-01), pages 686 - 701, XP011202383, ISSN: 0018-9340
ANANE N ET AL: "Reconfigurable architecture for elementary functions evaluation", 4TH INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCAL ERA (DTIS'09), 6-9 APRIL 2009, 6 April 2009 (2009-04-06), pages 90 - 94, XP031456357, ISBN: 978-1-4244-4320-8
Attorney, Agent or Firm:
TOLER, Jeffrey G. et al. (US)
Download PDF:
View/Download PDF      PDF Help



 
Previous Patent: INSTRUCTION-BASED SYNCHRONIZATION OF OPERATIONS INCLUDING AT LEAST ONE SIMD SCATTER OPERATION

Next Patent: DATA STORAGE AT CONTIGUOUS MEMORY ADDRESSES