Title:
POWER STORAGE DEVICE
Document Type and Number:
WIPO Patent Application WO/2024/009839
Kind Code:
A1
Abstract:
A power storage device 50 comprises: a cell 60; a relay 53 that interrupts current to the cell 60; a bypass circuit 120 that is connected in parallel to the relay 53; and a management device 150. The bypass circuit 120 includes two FETs 121, 123 connected back to back. When detecting an anomaly of the cell 60, the management device 150 opens the relay 53, closes one of the two FETs 121, 123 and opens the other of the two FETs 121, 123, so that the cell 60 can be charged or discharged via a route passing through a parasite diode of the FET. When the current I and the current supply time T of the FETs 121, 123 reach prescribed conditions or the temperature of the FETs 121, 123 reach a prescribed condition during the charge or discharge via the route passing through the parasite diode, the management device 150 closes the relay 53 and closes the other of the FETs 121, 123 that is open.
More Like This:
Inventors:
UMEDA AKIHITO (JP)
Application Number:
PCT/JP2023/023723
Publication Date:
January 11, 2024
Filing Date:
June 27, 2023
Export Citation:
Assignee:
GS YUASA INT LTD (JP)
International Classes:
H02J7/00; B60R16/04; H02H7/18
Domestic Patent References:
| WO2018225572A1 | 2018-12-13 |
Foreign References:
| JP2002204533A | 2002-07-19 |
Download PDF:
Previous Patent: COMMUNICATION DEVICE AND COMMUNICATION METHOD
Next Patent: NEEDLE BASE COVER AND HIGH-FREQUENCY TREATMENT DEVICE
Next Patent: NEEDLE BASE COVER AND HIGH-FREQUENCY TREATMENT DEVICE