Title:
PROCESS FOR FABRICATING CHIP RESISTOR
Document Type and Number:
WIPO Patent Application WO/2005/081271
Kind Code:
A1
Abstract:
A process for fabricating a chip resistor capable of forming an end face electrode easily with high accuracy even if the overall dimensions are reduced, comprising a step for forming surface and rear surface electrodes (14, 18) corresponding to individual chip areas, a resistor (13) and a protective film (17) collectively on a large-size substrate (12A), a step for applying an upper protective layer (23) and a lower protective layer (24) to the surface and rear surface of the large-size substrate (12A), and a step for securing the large-size substrate (12A) onto a supporting base (25) through the lower protective layer (24). The process further comprises a step for making a plurality of primary slits (26) in parallel with each other in the large size substrate (12A) by dicing, a step for forming an end face electrode (19) bridging the surface electrode (14) exposed in the primary slit (26) and the end face of the rear surface electrode (18) by sputtering, a step for making a plurality of secondary slits (29) intersecting the primary slits (26) perpendicularly by dicing, a step for subdividing the large-size substrate (12A) into multiple chip units (30), a step for stripping from the supporting base(25) each chip unit (30) by cleaning the upper protective layer (23) and a lower protective layer (24), and a step for forming a plating layer (22) on the underlying electrode layer of each chip unit (30) to obtain a completed product of a chip resistor (11).
Inventors:
KOBAYASHI KYOJI (JP)
OGUCHI TOMONORI (JP)
OGUCHI TOMONORI (JP)
Application Number:
PCT/JP2004/001859
Publication Date:
September 01, 2005
Filing Date:
February 19, 2004
Export Citation:
Assignee:
KOA KABUSHIKIKAISHA (JP)
KOBAYASHI KYOJI (JP)
OGUCHI TOMONORI (JP)
KOBAYASHI KYOJI (JP)
OGUCHI TOMONORI (JP)
International Classes:
H01C17/00; H01C17/28; (IPC1-7): H01C17/06
Foreign References:
| JPH05267025A | 1993-10-15 | |||
| JP2002299109A | 2002-10-11 | |||
| JP2003282301A | 2003-10-03 | |||
| JP2004111833A | 2004-04-08 |
Attorney, Agent or Firm:
Take, Kenjiro (6-13 Nishishinbashi 1-chom, Minato-ku Tokyo, JP)
Download PDF:
Previous Patent: PTC ELEMENT SCREENING METHOD
Next Patent: CIRCUIT ARRANGEMENT COMPRISING AN ADJUSTABLE CAPACITOR
Next Patent: CIRCUIT ARRANGEMENT COMPRISING AN ADJUSTABLE CAPACITOR