Title:
PROGRAMMABLE AND PAUSABLE CLOCK GENERATION UNIT
Document Type and Number:
WIPO Patent Application WO2005074138
Kind Code:
A3
Abstract:
A clock generation circuit comprising two programmable ring oscillators (10, 20) arranged and configured to operate in a mutually exclusive manner, and a variable programmable delay element (not shown). An input programming pattern (14) is provided as an input to the oscillating circuit, the programming pattern (14) providing data representative of the sequence of frequencies at which the clock signal is required to be generated. The outputs of both the oscillators (10, 20) are connected to a clock switch (16), from which the generated clock signal (18) is output. When a request fro a change of frequency is received, the currently idle oscillator (20) is first activated with the next required frequency, the output of the currently operative oscillator (10) is then gated when the clock signal thereof goes low. Next, the previously gated output of oscillator (20) is ungated when its output goes low, and then oscillator (10) is de-activated.
Inventors:
PESSOLANO FRANCESCO (NL)
Application Number:
PCT/IB2005/050245
Publication Date:
March 02, 2006
Filing Date:
January 21, 2005
Export Citation:
Assignee:
KONINKL PHILIPS ELECTRONICS NV (NL)
PESSOLANO FRANCESCO (NL)
PESSOLANO FRANCESCO (NL)
International Classes:
G06F1/08; (IPC1-7): G06F1/08
Foreign References:
| EP0613074A1 | 1994-08-31 | |||
| EP0560320A1 | 1993-09-15 |
Other References:
PATENT ABSTRACTS OF JAPAN vol. 015, no. 144 (P - 1189) 11 April 1991 (1991-04-11)
Download PDF:
Previous Patent: A DELAY CIRCUIT
Next Patent: A DA-CONVERTER SYSTEM AND A METHOD FOR CONVERTING A MULTI-BIT DIGITAL SIGNAL TO AN ANALOG SIGNAL
Next Patent: A DA-CONVERTER SYSTEM AND A METHOD FOR CONVERTING A MULTI-BIT DIGITAL SIGNAL TO AN ANALOG SIGNAL