Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
PULSE POSITION MODULATION CIRCUIT
Document Type and Number:
WIPO Patent Application WO/2018/180022
Kind Code:
A1
Abstract:
[Problem] To provide a pulse position modulation circuit capable of suppressing variations in delay time. [Solution] This pulse position modulation circuit is provided with: a delay path that comprises a plurality of delay devices connected in series, wherein a clock passes through the plurality of delay devices; and a switching circuit that, in accordance with input data, switches the time by which the clock is delayed in each of the plurality of delay devices. For example, in accordance with the input data the switching circuit switches a control signal for controlling the time by which the clock is delayed in each of the plurality of delay devices. For example, each of the plurality of delay devices comprises a plurality of control paths, and the switching circuit selects, in accordance with the input data, a path from among the plurality of control paths controlling the time by which the clock is delayed in accordance with the control signal.

Inventors:
SOGA IKUO (JP)
OISHI KAZUAKI (JP)
MATSUMURA HIROSHI (JP)
KAWANO YOICHI (JP)
NAKASHA YASUHIRO (JP)
Application Number:
PCT/JP2018/006037
Publication Date:
October 04, 2018
Filing Date:
February 20, 2018
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
FUJITSU LTD (JP)
International Classes:
H04L25/49; H03K5/134
Foreign References:
JP2017038264A2017-02-16
JP2009153110A2009-07-09
US20050285653A12005-12-29
US20050068080A12005-03-31
Attorney, Agent or Firm:
MUKOUYAMA, Naoki (JP)
Download PDF: