Title:
QUICK SAMPLE PREPARATION EQUIPMENT FOR SOLAR BATTERY LUMINOUS DECAY TEST
Document Type and Number:
WIPO Patent Application WO/2018/218906
Kind Code:
A1
Abstract:
The invention discloses quick sample preparation equipment for solar battery luminous decay test. The equipment comprises an upper electrode plate (1), a telescopic pressing rod (2) for supporting the upper electrode plate (1), a sliding base (3) for supporting the telescopic pressing rod (2), a longitudinal guiding rail (4) for guiding the sliding base (3) up and down, a longitudinal driving apparatus for driving the sliding base (3) to move along the longitudinal guiding rail (4), a lower electrode plate (5) positioned exactly under the upper electrode plate (1), a transverse guiding rail (6) for supporting the lower electrode plate (5), a transverse driving apparatus for driving the lower electrode plate (5) to move along the transverse guiding rail (5), a direct current power supply, a current detection module, a current output control module, an infrared temperature measurement module and a fan, wherein the positive electrode and the negative electrode of the direct current power supply are electrically connected with the lower electrode plate (5) and the upper electrode plate (1) respectively. By using the quick sample preparation equipment, the solar battery which is subjected to luminous decay test can be processed rapidly at relatively low power consumption, and the processing effect is equal to that of light treatment in the conventional technology; and in addition, the energy cost can be lowered and the battery piece processing speed before luminous decay test can be improved, so that the luminous decay test capacity can be improved, and the production process can be monitored in real time.
Inventors:
REN CHANGRUI (CN)
WANG MIN (CN)
WANG MIN (CN)
Application Number:
PCT/CN2017/113855
Publication Date:
December 06, 2018
Filing Date:
November 30, 2017
Export Citation:
Assignee:
CHANGZHOU SHICHUANG ENERGY TECH CO LTD (CN)
International Classes:
H01L21/66
Foreign References:
| CN107230650A | 2017-10-03 | |||
| CN105140347A | 2015-12-09 | |||
| CN104795466A | 2015-07-22 | |||
| CN201845071U | 2011-05-25 | |||
| CN105634408A | 2016-06-01 | |||
| CN103336236A | 2013-10-02 | |||
| CN104201242A | 2014-12-10 | |||
| US20120223733A1 | 2012-09-06 |
Attorney, Agent or Firm:
JJS PATENT ATTORNEYS (CN)
Download PDF:
Previous Patent: STROLLER
Next Patent: DESIGN METHOD FOR OPTIMIZING SIGNAL QUALITY OF PCIE CONNECTOR AREA
Next Patent: DESIGN METHOD FOR OPTIMIZING SIGNAL QUALITY OF PCIE CONNECTOR AREA