Title:
REDUNDANT TELECOMMUNICATION SYSTEM USING STANDBY UNIT MEMORY UPDATING APPARATUS AND METHOD OF OPERATION
Document Type and Number:
WIPO Patent Application WO2002057919
Kind Code:
A3
Abstract:
Data which must be memory equalized across a redundant, high availability system (165) utilizing processor-based components is structured in memory segments which form data packets for a data link (230) between active and standby components (210, 220). Direct memory access is employed to copy memory segments (212) within the active component (210) into a queue (213) for the data link (230), which transfers memory segments (212) without utilizing the processor 211 within the active component (210) while automatically verifying data integrity and acknowledging successful data transfers. The direct memory access copying of memory segments (212) to the queue (230) may be triggered for changed memory segments by either the processor (211) or specialized hardware within the active component (210), or may be run in a continuous loop sequencing through a predefined range of memory segments. The standby component (220) may thus be kept abreast of changes to data within memory segments (212), such as changes to call states or resource allocation records relating to call processing.
More Like This:
| WO/2006/007038 | MULTIPURPOSE MEDIA ACCESS DATA PROCESSING SYSTEM |
Inventors:
STRUHSAKER PAUL F (US)
KULKARNI SANJAY D (US)
DENTON JAMES S (US)
KULKARNI SANJAY D (US)
DENTON JAMES S (US)
Application Number:
PCT/IB2002/000171
Publication Date:
March 13, 2003
Filing Date:
January 18, 2002
Export Citation:
Assignee:
RAZE TECHNOLOGIES INC (US)
International Classes:
G06F1/00; G06F11/20; H01Q1/24; H01Q25/00; H04B7/005; H04B7/02; H04J3/00; H04J11/00; H04L1/00; H04L5/14; H04L7/00; H04L12/10; H04L12/28; H04L12/56; H04L25/03; H04L27/26; H04M1/00; H04M3/42; H04W4/90; H04W16/28; H04W28/18; H04W76/02; H04W84/14; H04W88/02; H05K1/14; H04L1/12; H04L1/16; H04W28/04; H04W72/00; H04W88/08; (IPC1-7): G06F11/20
Foreign References:
| EP0441087A1 | 1991-08-14 | |||
| GB2030334A | 1980-04-02 |
Other References:
AMZA C ET AL: "DATA REPLICATION STRATEGIES FOR FAULT TOLERANCE AND AVAILABILITY ONCOMMODITY CLUSTERS", PROCEEDINGS INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS. DSN 2000. NEW YORK, NY, JUNE 25-28, 2000, INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, LOS ALAMITOS, CA: IEEE COMP. SOC, US, 25 June 2000 (2000-06-25), pages 459 - 467, XP000988678, ISBN: 0-7695-0708-5
NAGAR S ET AL: "Issues in designing and implementing a scalable virtual interface architecture", PARALLEL PROCESSING CONFERENCE PROCEEDINGS, 2000, pages 405 - 412, XP010516421
NAGAR S ET AL: "Issues in designing and implementing a scalable virtual interface architecture", PARALLEL PROCESSING CONFERENCE PROCEEDINGS, 2000, pages 405 - 412, XP010516421
Download PDF:
Previous Patent: DATA INTEGRITY VERIFICATION MECHANISM
Next Patent: SIMPLE FAULT TOLERANCE FOR MEMORY
Next Patent: SIMPLE FAULT TOLERANCE FOR MEMORY