SELF-SYNCHRONIZING HALF DUPLEX MATRIX SWITCH

WIPO Patent Application WO2003019760

A3

A datalink for a system of N computers 110A-110N, and M monitors 110A-110M and peripheral devices 112A-112M is described. Separate state machines are provided for each switched computer, and separate state machines 101A-101N, 102A-102M for each switched workstation, with a non-intrusive matrix switch 401 disposed there-between. The matrix switch 401 routes the peripheral data streams without intercepting them with a processor. The computer-side state machines and the workstation-side state machines are in a master/slave relationship, respectively, and communicate peripheral data using a half-duplex method of transfer.

JP3712476	SIGNAL TRANSMISSION SYSTEM AND SEMICONDUCTOR DEVICE
WO/2012/120565	STORAGE APPARATUS AND METHOD OF COMPARING AN EXPECTED COMMUNICATION RATE BETWEEN A STORAGE CONTROLLER AND AN EXPANDER WITH AN OPERATIONAL CONNECTION RATE
WO/2001/046814	APPARATUS AND METHOD FOR COUPLING TO A MEMORY MODULE

KIRSHTEIN PHILIP M

PCT/US2002/026413

May 22, 2003

August 20, 2002

Click for automatic bibliography generation  

AVOCENT CORP (US)

G06F13/40; G06F3/00; (IPC1-7): G09G5/00; G06F13/38; G06F3/00

US6014040A	2000-01-11
US6150997A	2000-11-21
US6185643B1	2001-02-06

See also references of EP 1419499A4

View/Download PDF      PDF Help

Previous Patent: SUPERCONDUCTING ELECTRICAL MACHINES FOR USE IN NAVY SHIPS

Next Patent: HIGH EFFICIENCY ELECTRONIC LOAD