Title:
SEMICONDUCTOR CIRCUIT, DRIVING METHOD OF SEMICONDUCTOR CIRCUIT, AND ELECTRONIC DEVICE
Document Type and Number:
WIPO Patent Application WO/2017/150028
Kind Code:
A1
Abstract:
A semiconductor circuit of the present disclosure is provided with: a first circuit configured to be able to generate, on the basis of a voltage at a first node, an inverted voltage of the voltage at the first node and to apply the inverted voltage to a second node; a second circuit configured to be able to generate, on the basis of a voltage at the second node, an inverted voltage of the voltage at the second node and to apply the inverted voltage to the first node; a first transistor which connects the first node to a third node; a second transistor which supplies a first direct current voltage to the third node; a third transistor which has a drain or a source connected to the third node and has a gate connected to the first node or the second node; and a first memory element which is connected to the third node and can take a first resistive state or a second resistive state. The first and second circuits are configured such that the voltage at the first node easily becomes a prescribed initial voltage after electric power is supplied.
Inventors:
KANDA YASUO (JP)
TORIGE YUJI (JP)
TORIGE YUJI (JP)
Application Number:
PCT/JP2017/002912
Publication Date:
September 08, 2017
Filing Date:
January 27, 2017
Export Citation:
Assignee:
SONY CORP (JP)
International Classes:
G11C11/15; G11C11/41; G11C11/412; H01L21/8244; H01L21/8246; H01L27/105; H01L27/11
Domestic Patent References:
| WO2013172065A1 | 2013-11-21 |
Foreign References:
| JP2013030249A | 2013-02-07 |
Attorney, Agent or Firm:
TSUBASA PATENT PROFESSIONAL CORPORATION (JP)
Download PDF:
Previous Patent: FILTER ELEMENT
Next Patent: MANAGEMENT DEVICE, MANAGEMENT SYSTEM, MANAGEMENT METHOD, AND MANAGEMENT PROGRAM
Next Patent: MANAGEMENT DEVICE, MANAGEMENT SYSTEM, MANAGEMENT METHOD, AND MANAGEMENT PROGRAM