SEMICONDUCTOR DEVICE ARRANGEMENT WITH A FIRST SEMICONDUCTOR DEVICE AND WITH A PLURALITY OF SECOND SEMI CONDUCTOR DEVICES

Title:

SEMICONDUCTOR DEVICE ARRANGEMENT WITH A FIRST SEMICONDUCTOR DEVICE AND WITH A PLURALITY OF SECOND SEMI CONDUCTOR DEVICES

Document Type and Number:

WIPO Patent Application WO/2012/093177

Kind Code:

A3

Abstract:

Disclosed is a semiconductor device arrangement including a first semiconductor device having a load path, and a plurality of second transistors, each having a load path between a first and a second load terminal and a control terminal. The second transistors have their load paths connected in series and connected in series to the load path of the first transistor, each of the second transistors has its control terminal connected to the load terminal of one of the other second transistors, and one of the second transistors has its control terminal connected to one of the load terminals of the first semiconductor device.

Inventors:

WEIS ROLF (AT)
HIRLER FRANZ (DE)
FELDTKELLER MARTIN (DE)
DEBOY GERALD
STECHER MATTHIAS (DE)
WILLMEROTH ARMIN (DE)

Application Number:

PCT/EP2012/050245

Publication Date:

January 10, 2013

Filing Date:

January 09, 2012

Export Citation:

Click for automatic bibliography generation Help

Assignee:

INFINEON TECHNOLOGIES AUSTRIA (AT)
WEIS ROLF (AT)
HIRLER FRANZ (DE)
FELDTKELLER MARTIN (DE)
DEBOY GERALD
STECHER MATTHIAS (DE)
WILLMEROTH ARMIN (DE)

International Classes:

H01L27/088; G05F1/573; H01L27/02; H01L27/06; H01L27/07; H01L29/40; H01L29/78; H02H9/02

Domestic Patent References:

WO1995001667A1

1995-01-12

Foreign References:

US20060098365A1	2006-05-11
US20100301403A1	2010-12-02
US20100032671A1	2010-02-11
JP2007242719A	2007-09-20
US20040089896A1	2004-05-13

Attorney, Agent or Firm:

BICKEL, Michael (Mussgnug & PartnerHerzog-Wilhelm-Strasse 26, München, DE)

Download PDF:

View/Download PDF PDF Help

Previous Patent: FASTENER FOR CLOTHING OR LINGERIE

Next Patent: METHOD FOR DIAGNOSING FAMILIAL ANDENOMATOUS POLYPOSIS (FAP)