Title:
SEMICONDUCTOR DEVICE ENHANCING ELECTROSTATIC DISCHARGE PROTECTION AND LAYOUT STRUCTURE THEREOF
Document Type and Number:
WIPO Patent Application WO/2018/041080
Kind Code:
A1
Abstract:
A semiconductor device enhancing electrostatic discharge (ESD) protection and a layout structure thereof. ESD protection devices and a device (300) to be protected and having a small feature size are located on a same well area. The device (300) having the small feature size is located at a middle section. The ESD protection devices are arranged at two sides of the device (300) having the small feature size.
More Like This:
Inventors:
WANG GUANGYANG (CN)
Application Number:
PCT/CN2017/099380
Publication Date:
March 08, 2018
Filing Date:
August 29, 2017
Export Citation:
Assignee:
CSMC TECHNOLOGIES FAB2 CO LTD (CN)
International Classes:
H01L27/088; H01L23/60; H02H9/00
Foreign References:
CN102054840A | 2011-05-11 | |||
CN201213133Y | 2009-03-25 | |||
CN205319155U | 2016-06-15 | |||
CN101834182A | 2010-09-15 |
Attorney, Agent or Firm:
ADVANCE CHINA IP LAW OFFICE (CN)
Download PDF:
Previous Patent: DRUM TYPE WASHING MACHINE
Next Patent: ARRAY SUBSTRATE, DISPLAY PANEL, MANUFACTURING METHOD, AND DISPLAY DEVICE
Next Patent: ARRAY SUBSTRATE, DISPLAY PANEL, MANUFACTURING METHOD, AND DISPLAY DEVICE