Title:
SEMICONDUCTOR STORAGE DEVICE
Document Type and Number:
WIPO Patent Application WO/2019/026197
Kind Code:
A1
Abstract:
Disclosed is a semiconductor storage device such as a DRAM or the like wherein, in order to solve a row hammer problem, a row control circuit is provided which latches, as a victim address by a prescribed row address latch method, a target address when an active command for the semiconductor storage device is issued or a row address of a victim cell in which data in a memory cell is influenced by the target address, and refreshes the victim cell having the victim address through a prescribed refresh method, when a refresh command is issued.
Inventors:
KURAMORI BUNSHO (JP)
NOGUCHI MINEO (JP)
HIROTA AKIHIRO (JP)
ISHIHARA MASAHIRO (JP)
YONEYAMA MITSURU (JP)
KUBO TAKASHI (JP)
HARAGUCHI MASARU (JP)
SETOGAWA JUN (JP)
IGA HIRONORI (JP)
NOGUCHI MINEO (JP)
HIROTA AKIHIRO (JP)
ISHIHARA MASAHIRO (JP)
YONEYAMA MITSURU (JP)
KUBO TAKASHI (JP)
HARAGUCHI MASARU (JP)
SETOGAWA JUN (JP)
IGA HIRONORI (JP)
Application Number:
PCT/JP2017/027992
Publication Date:
February 07, 2019
Filing Date:
August 02, 2017
Export Citation:
Assignee:
ZENTEL JAPAN CORP (JP)
International Classes:
G11C11/406
Foreign References:
| US20160202926A1 | 2016-07-14 | |||
| JP2016018578A | 2016-02-01 |
Attorney, Agent or Firm:
SAMEJIMA, Mutsumi et al. (JP)
Download PDF:
Previous Patent: BIOMETRIC AUTHENTICATION AND PAYMENT SYSTEM, PAYMENT SYSTEM, AND CASH REGISTER SYSTEM
Next Patent: BASE BOARD ASSEMBLY
Next Patent: BASE BOARD ASSEMBLY