Title:
SHARED REPAIR REGISTER FOR MEMORY REDUNDANCY
Document Type and Number:
WIPO Patent Application WO/2016/073178
Kind Code:
A3
Abstract:
A cross-bar switch (150) is provided that enables each master from a plurality of masters (105) to read from and write to selected memories from an array of memories (110). An arbitration logic circuit (120) controls the cross-bar switch so that redundancy for the memories (110) is provided by a shared redundancy storage element (115).
Inventors:
BOYNAPALLI VENUGOPAL (US)
ZAFAR BILAL (US)
ZAFAR BILAL (US)
Application Number:
PCT/US2015/056218
Publication Date:
November 03, 2016
Filing Date:
October 19, 2015
Export Citation:
Assignee:
QUALCOMM INC (US)
International Classes:
G11C29/00
Foreign References:
| US20060190649A1 | 2006-08-24 | |||
| US5657281A | 1997-08-12 | |||
| US20100257379A1 | 2010-10-07 | |||
| US20070118783A1 | 2007-05-24 | |||
| US6467011B2 | 2002-10-15 | |||
| US8019950B1 | 2011-09-13 |
Attorney, Agent or Firm:
HALLMAN, Jonathan W. (LLP2323 Victory Avenue, Suite 70, Dallas Texas, US)
Download PDF:
Previous Patent: AUTHENTICATING MESSAGES IN A WIRELESS COMMUNICATION
Next Patent: NOVEL CHRONOTHERAPY BASED ON CIRCADIAN RHYTHMS
Next Patent: NOVEL CHRONOTHERAPY BASED ON CIRCADIAN RHYTHMS