Title:
SHIFT REGISTER UNIT, AND DRIVING METHOD, GATE DRIVING CIRCUIT, AND DISPLAY DEVICE THEREOF
Document Type and Number:
WIPO Patent Application WO/2017/045380
Kind Code:
A1
Abstract:
A shift register unit, and driving method, gate driving circuit, and display device thereof. The shift register unit comprises an input unit (110), an output unit (120), a reset unit (130), a first control unit (140) and a second control unit (150), a first node (N1), a second node (N2), a third node (N3), a shift bit signal output terminal (OUTPUT), and a plurality of inputs (S1-S9). The shift register unit is configured to output a shift bit pulse having a width adjustable by another shift bit pulse input into the shift register unit, and the output shift bit pulse signal and the input shift bit pulse signal have consistent widths.
More Like This:
| JP6240781 | Array substrate line drive circuit |
| JPS5456379 | CHARGE COUPLED ELEMENT MEMORY |
Inventors:
MA ZHANJIE (CN)
Application Number:
PCT/CN2016/075976
Publication Date:
March 23, 2017
Filing Date:
March 09, 2016
Export Citation:
Assignee:
BOE TECHNOLOGY GROUP CO LTD (CN)
International Classes:
G11C19/28; G09G3/20
Foreign References:
| CN105096808A | 2015-11-25 | |||
| CN102982846A | 2013-03-20 | |||
| CN104134423A | 2014-11-05 | |||
| CN1815545A | 2006-08-09 | |||
| US20020075222A1 | 2002-06-20 | |||
| JP2001228830A | 2001-08-24 |
Attorney, Agent or Firm:
DRAGON INTELLECTUAL PROPERTY LAW FIRM (CN)
Download PDF: