Title:
SHIFT REGISTER WITH TWO-PHASE NON-OVERLAPPING CLOCKS
Document Type and Number:
WIPO Patent Application WO/2013/015853
Kind Code:
A3
Abstract:
A method and apparatus for generating a first clock signal and a second clock signal with non-overlapping clock phases. In one example, the method may further include latching, by a plurality of master latches of a shift register, a plurality of values at a plurality of inputs of the master latches in response to a particular type of logical transition of the first clock signal. The method may also include latching, by a plurality of slave latches of the shift register, a plurality of output values of the plurality of master latches at a plurality of inputs of the slave latches in response particular type of logical transition of the second clock signal.
Inventors:
DENHAM MARTIN S (US)
Application Number:
PCT/US2012/034792
Publication Date:
May 16, 2013
Filing Date:
April 24, 2012
Export Citation:
Assignee:
RAYTHEON CO (US)
DENHAM MARTIN S (US)
DENHAM MARTIN S (US)
International Classes:
H04N5/3745
Foreign References:
| US20070158533A1 | 2007-07-12 | |||
| US20090244346A1 | 2009-10-01 |
Other References:
PETER FISCHER ET AL: "Multi-Channel Readout ASIC for ToF-PET", NUCLEAR SCIENCE SYMPOSIUM CONFERENCE RECORD, 2006. IEEE, PISCATAWAY, NJ, USA, PISCATAWAY, NJ, USA, 1 October 2006 (2006-10-01), pages 2523 - 2527, XP031083870, ISBN: 978-1-4244-0560-2
Attorney, Agent or Firm:
GATES, Sarah, M. (Riverfront Office ParkOne Main Street, Suite 110, Cambridge MA, US)
Download PDF: