Title:
SIGNAL ADJUSTMENT CIRCUIT AND DISPLAY PANEL DRIVER CIRCUIT
Document Type and Number:
WIPO Patent Application WO/2017/067229
Kind Code:
A1
Abstract:
A signal adjustment circuit (100) and a display panel driver circuit (300). The signal adjustment circuit (100) comprises an input terminal (102), a control terminal (104), an output terminal (106), a selection module (110) and a delay module (120). The selection module (110) is used for selectively transmitting, on the basis of an indication signal (LS) received by the control terminal (104), to the output terminal (106) an input signal (OE) received by the input terminal (102). The delay module (120) is used for delaying for a period of time the input signal (OE) received from the selection module (110) and transmitting the delayed input signal (OE) to the output terminal (106). The display panel driver circuit (300) comprises one or more signal adjustment circuits (100) to adjust a periodic output enable pulse of an enable output gate scan pulse.
More Like This:
| WO/2015/188414 | BLACK FRAME INSERTION METHOD FOR PIXELS OF 3D DISPLAY AND CIRCUIT USING THE METHOD |
| JP2633225 | LIQUID CRYSTAL DEVICE |
| JP2011174993 | IMAGE DISPLAY DEVICE |
Inventors:
DAN YI (CN)
CHEN SHUAI (CN)
WU HAILONG (CN)
ZHOU YAN (CN)
MAO DALONG (CN)
TANG TAOLIANG (CN)
QI ZHIJIAN (CN)
CHEN SHUAI (CN)
WU HAILONG (CN)
ZHOU YAN (CN)
MAO DALONG (CN)
TANG TAOLIANG (CN)
QI ZHIJIAN (CN)
Application Number:
PCT/CN2016/088584
Publication Date:
April 27, 2017
Filing Date:
July 05, 2016
Export Citation:
Assignee:
BOE TECHNOLOGY GROUP CO LTD (CN)
CHONGQING BOE OPTOELECTRONICS TECH CO LTD (CN)
CHONGQING BOE OPTOELECTRONICS TECH CO LTD (CN)
International Classes:
G09G3/36
Foreign References:
| JPH1074061A | 1998-03-17 | |||
| CN105139826A | 2015-12-09 | |||
| CN1904996A | 2007-01-31 | |||
| CN1963896A | 2007-05-16 | |||
| US20050052368A1 | 2005-03-10 | |||
| US20060197758A1 | 2006-09-07 |
Attorney, Agent or Firm:
CHINA PATENT AGENT (H.K.) LTD. (CN)
Download PDF: