SIGNAL PROCESSING SYSTEM USING DELTA-SIGMA MODULATION HAVING AN INTERNAL STABILIZER PATH WITH DIRECT OUTPUT-TO-INTEGRATOR

CONNECTION

John L. Melanson

BACKGROUND OF THE INVENTION

Field of the Invention

(1) The present invention relates in general to the field of information processing, and more specifically to a system and method for stabilizing an analog-to-digital converter delta sigma modulator using an internal stabilizer path having a direct output-to- integrator of loop filter connection.

DESCRIPTION OF THE RELATED ART

(2) Many electronic systems employ signal processing technology to process analog, digital, or a mix of analog and digital signals. In audio applications, an analog-to-digital conversion process often involves oversampling a signal, modulating the signal using a delta-sigma modulator to shape noise associated with quantizing the signal, and filtering the delta sigma modulator output with a digital filter. The filtered output signal used in a variety of ways, such as stored as digital data, transmitted, or used to subsequently produce an analog signal suitable for driving a load such as a speaker.

(3) Delta-sigma modulators receive an input signal and convert the signal into a series of low resolution pulses having an average amplitude over time proportional to the input signal. In the process of producing a modulated output signal, delta-sigma modulators introduce quantization noise into the modulated input signal. However, the quantization noise advantageously resides outside of the audio baseband where frequency components of interest reside, i.e. between about 0 Hz and above about 20-25 kHz. Thus, in an audio context, "in-band" refers to frequencies between 0 Hz and about 20-25 kHz, and out-of-band frequencies refer to frequencies above the maximum in-band frequency. "Delta-sigma modulators" are also commonly referred to using other interchangeable terms such as "sigma-delta modulators", "delta-sigma converters", "sigma

delta converters", "data converters", "noise shapers", as well as full and partial combinations of the foregoing terms.

(4) Figure 1 depicts a conventional topology of an analog-to-digital converter (ADC) 100 that converts input signal, V _1n , into a digital output signal, D. The quantizer 108 of ADC delta sigma modulator 101 quantizes the output signal L(z) of loop filter 106 to generate an M-bit quantizer output signal Y corresponding to input signal V _1n .. "M" is an integer greater than zero and represents the number of bits used by quantizer 108 to quantize the output signal L(z) of loop filter 106 The ADC delta sigma modulator 100 represents output signal Y as a series of low resolution pulses whose average value over time represents delta sigma modulator input signal V _1n . In a one-bit delta sigma modulator, the quantizer 108 quantizes the output signal of filter 106 as either a logical +1 or -1, and multi-bit quantizers use multiple bits to quantize the output signal of filter 106. The delta sigma modulator 100 includes an adder 102 to add the input signal V _1n to a negative of an analog feedback signal, Va. Delta sigma modulator 100 includes a delay element represented by z ^"1 in a feedback loop to feed back output signal Y-z ¹ (Y(n-l) in the time domain) to DAC 104. The analog feedback signal Va represents the output of a digital-to-analog converter (DAC) 104. The summer 102 adds V _1n and (-Va) to determine a difference signal, Vdi _ff , i.e. Vdi _ff = V _1n - V _f t. In at least one embodiment, summer 102 is a node of loop filter 106 connected to a parallel resistor array that received the input signal V _1n and feedback signal fj,. Loop filter 106 with a transfer function H(z) filters difference signal, Vdi _ff , to shift quantization noise signals out of the baseband, e.g. 0 Hz to 20 kHz for audio applications. In one embodiment, filter 106 includes N, series connected integrators and a feedforward summer, where N is an integer greater than or equal to 1. A digital filter 110 processes the output signal Y to provide a multi-bit output at a lower rate than the operational rate of ADC delta sigma modulator 100 by filtering out out-of-band noise.

(5) The quantizer 108 produces a quantization error E(z), which represents noise produced by the delta sigma modulator 100. The N* order delta sigma modulator output signal Y can be defined in terms of the input signal V _1n and a quantization error E(z), the STF, and the NTF as set forth in the z-domain Equation [I]:

Y(z) = STF(z)-V _in (z) + NTF(z)-E(z) [I].

(6) Delta sigma modulators can be implemented using a vast array of configurations that are well discussed extensively in the literature such as Delta Sigma Data Converters - Theory,

Design, and Simulation, Norsworthy, Schreier, and Temes, IEEE Press (1997) and Understanding Delta-Sigma Data Converters, Schreier and Temes, IEEE Press (2005).

(7) Figure 2 depicts a digital-to-analog converter (DAC) signal processing system 200 described in commonly assigned U.S. Patent No. 6,727,832, entitled "Data Converters with Digitally Filtered Pulse Width Modulation Output Stages and Methods and Systems Using the Same", with the same inventor John L. Melanson. DAC signal processing system 200 converts an input signal 202 generated by signal source 204 into an output signal 208. The signal source 204 can be any data signal source such as a compact disk player, a digital versatile disk player, and other audio signal sources. The input signal 202 generally undergoes pre-processing by preprocessor 206. In an audio system context, in preparation for processing by delta sigma modulator 210, pre-processing generally involves over-sampling input signal 202. Thus, for an audio signal sampled at 48 kHz and an oversampling ratio of 128: 1, pre-processor 206 generates an input signal x(n) ("X(z)" in the z-domain) with a sampling frequency of 6.144 MHz.

(8) The delta sigma modulator 200 includes an M-bit quantizer 212 that quantizes an output signal L(z) of loop filter 214 and generates an output signal Y(z). The delta sigma modulator 210 also has a signal transfer function (STF) and a noise transfer function (NTF) to process output signal Y(Z)-Z ¹ and the input signal X(z). "z ^"1 " represents a delay of one clock cycle in the z-domain. The output signal Y(z) generally relates to the input signal X(z) and quantization error E(z) in accordance with Equation [1], which is reproduced below for convenience:

Y(z) = STF(z)-Vin(z) + NTF(z)-E(z) [I].

(9) Post-processor 216 includes pulse width modulator 218 and a low pass finite impulse response (FIR) filter 220 to drive out-of-band noise to a low level. In at least one embodiment, FIR filter 220 is a comb type filter or the convolution of two or more comb filters. At least one embodiment of the combination of a pulse width modulator 218 and FIR filter 220 is described in U.S. Patents 6,727,832, 6,150,969, and 5,815,102, inventor John L. Melanson, which are hereby incorporated by reference in their entirety. In at least one embodiment, the transfer function of FIR filter 220 is designed as a low-pass filter to provide zeros at of out-of-band frequencies with non-trivial amplitudes. For example, in at least one embodiment, the transfer function of FIR filter 220 provides zeros at frequencies corresponding to operational frequencies and corresponding harmonic frequencies of the pulse width modulator 218. The combination of pulse width modulator 218 and FIR filter 220 produces an output signal 116 with high accuracy

and low out-of-band noise. Thus, the output signal 116 exhibits low sensitivity to jitter and to convolution with system noise.

(10) It would be desirable to include the filtering capabilities of the pulse width modulator 218 and FIR filter 220 combination in the feedback loop of an ADC delta sigma modulator to filter the output signal of DAC 104 of Figure 1. However, many features of digital-to-analog converter (DAC) delta sigma modulators do not necessarily translate well into analog-to-digital converter delta sigma modulator. For example, the pulse width modulator 218 and FIR filter 220 combination include delays, such as delays caused by the length of the response of pulse width modulator 218 and delays inherent in FIR filter 220. Such delays can cause an ADC delta sigma modulator to become unstable.

SUMMARY OF THE INVENTION

(11) In one embodiment of the present invention, a signal processing system includes an analog-to-digital converter. The analog-to-digital converter includes a main loop filter having a transfer function H _MAIN - The main loop filter includes a signal input to receive an input signal, a quantizer, and a first digital-to-analog converter coupled to an output of the quantizer, the first digital-to-analog converter comprising a duty cycle modulator. The main loop filter also includes a finite impulse response filter coupled to an output of the first digital-to-analog converter and an integrator coupled to the signal input, to an output of the finite impulse response filter, and to an input of the quantizer. The analog-to-digital converter also includes a second integrator coupled between the first integrator and the quantizer and a stabilizer loop. The stabilizer loop has a transfer function H _ST , and the stabilizer loop includes a stabilizer path. The stabilizer path includes an input coupled to an output of the quantizer and having an output connected directly to an input of the second integrator, the stabilizer path having a transfer function H _ST . A target transfer function of the analog-to-digital converter is H _T , and transfer function H _T comprises a combination of transfer functions H _MAI N and HS _T .

(12) In another embodiment of the present invention, a signal processing system includes an analog-to-digital converter having a target transfer function of H _T . The analog-to-digital converter includes a delta sigma modulator. The delta sigma modulator includes a quantizer to generate quantizer output data and a main loop filter to process input data and quantization feedback data in accordance with a transfer function H _MAIN - The main loop filter includes components for receiving the input data, generating the quantization feedback data from

quantizer output data using (i) pulse width modulation to generate pulse width modulated output data and (ii) finite impulse response filtering of the pulse width modulated output data, combining the input signal with the quantization feedback data to generate an input feedback signal, and processing the input_feedback signal using at least one integrator. The delta sigma modulator also includes an integrator coupled to the quantizer and a stabilizer loop having a transfer function H _S τ- The stabilizer loop includes a stabilizer path. The stabilizer path is connected to the integrator to process the quantizer output data. The stabilizer path includes components to receive the quantizer output data to generate stabilizer path output data and supply the stabilizer path output data directly to the integrator. The target transfer function H _τ comprises a combination of transfer functions H _MAIN and H _ST .

(13) In a further embodiment of the present invention, a method for converting an analog input signal into a digital signal includes converting the analog input signal into a digital output signal using a delta sigma modulator having a target transfer function H _T , wherein the delta sigma modulator includes a main loop having a transfer function H _MAIN and a stabilizer path having a transfer function H _ST . The target transfer function H _T includes a combination of transfer functions H _MAIN and H _S τ- Converting the analog input signal includes determining a first signal from the analog input signal using a main loop of a delta sigma modulator, wherein the main loop includes (i) a quantizer feedback path comprising a duty cycle modulator coupled to a first finite impulse response filter and (ii) a signal path comprising an integrator. Converting the analog input signal further includes determining a stabilizer signal using the stabilizer loop of the delta sigma modulator, wherein the stabilizer loop includes a stabilizer path coupled across a quantizer of the delta sigma modulator and the stabilizer path includes a digital-to-analog converter and an output connected directly to the integrator of the main loop. Converting the analog input signal also includes generating a quantizer input signal from the first signal and the stabilizer signal and quantizing the quantizer input signal.

(14) In another embodiment of the present invention, a method for converting an analog signal into a digital signal includes receiving an input signal and processing the input signal using delta sigma modulation in accordance with a target transfer function H _τ . The target transfer function H _T is a function of a main loop transfer function H _MAIN and a stabilizer loop transfer function H _ST - Processing the input signal using delta sigma modulation in accordance with a target transfer function H _T further includes: in a main loop of the delta sigma modulator:

generating quantization feedback data from quantizer output data, wherein generating quantization feedback data from quantizer output data comprises: duty cycle modulating quantizer output data to generate pulse width modulated output data; and filtering the pulse width modulated output data with a finite impulse response filter; combining the input signal with the quantization feedback data to generate an input feedback signal; and processing the input_feedback signal using at least one integrator to generate a main loop output signal; in a stabilizer loop of the delta sigma modulator: processing the quantizer output data to generate a stabilizer path output signal using a digital-to-analog converter; and supplying the stabilizer path output signal directly to an integrator of the main loop.

Processing the input signal using delta sigma modulation in accordance with the target transfer function H _τ further includes combining the main loop output signal and the stabilizer path output signal to generate a main loop stabilizer signal and generating a quantization output signal using the main loop stabilizer signal.

BRIEF DESCRIPTION OF THE DRAWINGS

(15) The present invention may be better understood, and its numerous objects, features and advantages made apparent to those skilled in the art by referencing the accompanying drawings. The use of the same reference number throughout the several figures designates a like or similar element.

(16) Figure 1 (prior art) depicts an analog-to-digital delta sigma modulator.

(17) Figure 2 (prior art) depicts a digital-to-analog delta sigma modulator signal processing system with a pulse width modulator and FIR filter post-processing filtering combination.

(18) Figure 3 depicts a signal processing system with an analog-to-digital delta sigma modulator having a main loop and a stabilizer loop.

(19) Figure 4 depicts a frequency response of a target transfer function as a function of a main loop transfer function and a stabilizer loop transfer function.

(20) Figure 5 depicts a main loop filter and stabilizer filter for the analog-to-digital delta sigma modulator of Figure 3.

(21) Figure 6 depicts an analog-to-digital delta sigma modulator main loop and stabilizer loop design process.

(22) Figure 7 depicts a main loop adjustment operation.

(23) Figure 8 depicts a stabilizer loop adjustment operation.

(24) Figure 9 depicts a second order analog-to-digital delta sigma modulator having a main loop and a stabilizer loop.

(25) Figure 10 depicts an 8-tap FIR filter and digital-to-analog converter from an ADC delta sigma modulator main loop feedback path.

(26) Figure 11 depicts analog-to-digital delta-sigma modulator with a main loop filter and a stabilizer path for having a direct output to a main loop filter integrator.

(27) Figure 12 depicts a main loop filter and stabilizer loop for the delta-sigma modulator of Figure 11.

(28) Figure 13 depicts a current digital-to-analog converter. DETAILED DESCRIPTION

(29) A signal processing system includes an analog-to-digital delta sigma modulator with a duty cycle modulator and a finite impulse response (FIR) filter in a main loop feedback path of the delta sigma modulator. The duty cycle modulator and FIR filter can provide high performance filtering in the main loop feedback path. To prevent instability in the main loop caused by the duty cycle modulator and FIR filter, the delta sigma modulator also includes a stabilizer loop. Transfer functions of the main loop and the stabilizer loop combine to achieve a

target transfer function for the analog-to-digital delta sigma modulator that provides for stable operation of the analog-to-digital delta sigma modulator.

(30) In at least one embodiment, the main loop filter includes elements, such as the duty cycle modulator, that cause some processing delay. The stabilizer loop processes delta-sigma modulator quantizer output data at a rate that compensates for a relatively slow rate of processing by the main loop filter. To increase the processing rate of the stabilizer loop, in at least one embodiment, the stabilizer loop includes a stabilizer path that provides output data directly to an integrator of the main loop filter. By avoiding intermediary components, such as a summer, the stabilizer loop can process data more quickly and implementation costs can be lowered.

(31) Figure 3 depicts a signal processing system 300 with an analog-to-digital delta sigma modulator 302 having a main loop 304 and a stabilizer loop 306. Signal source 308 can be any analog signal source, such as a microphone. In at least one embodiment, signal source 308 provides the input signal as a varying voltage. The delta sigma modulator input signal X is oversampled at a frequency that exceeds the signal band Nyquist frequency. For audio input signals, in-band frequencies are generally 0 Hz to 20 kHz. Various sampling frequencies and oversampling ratios can be used. In at least one embodiment, for an oversampling ratio of 128: 1 and a sampling frequency f _s equal to 48 kHz, delta sigma modulator 302 operates at a clock frequency of 6.144 MHz.

(32) Loop filter 310 provides noise shaping for delta sigma modulator 302 by moving significant amounts of in-band noise energy present in the feedback signal V^ into out-of-band frequencies. The implementation of loop filter 310 is a matter of design choice and depends in part on the desired noise shaping properties of delta sigma modulator 302. An embodiment of loop filter 310 is subsequently described in more detail.

(33) Delta sigma modulator 302 generates the feedback signal Va from an output signal Y(z) of quantizer 312. Quantizer 312 represents an M-bit quantizer, where "M" is an integer greater than zero and represents the number of bits used by quantizer 312 to quantize the output signal L(z) of loop filter 310. Quantizer 312 generates a series of low resolution pulses having an average amplitude over time proportional to the sampled input signal X(z). The quantizer output signal Y(z) is fed back via a one clock cycle delay z ^"1 314 to a duty cycle modulator 315. In one embodiment, the duty cycle modulator 315 is a pulse width modulator. FIR filter(s) filters the duty cycle modulator 315 output. In one embodiment, the FIR filter(s) 318 is one (1) FIR filter

implemented as a "boxcar" filter (also referred to as a "comb" filter from a frequency-domain perspective). In another embodiment, FIR filter(s) 318 is a "triangle" filter, e.g. the convolution of two (2) boxcar filters of the same or different order. The duty cycle modulator 315, FIR filter(s) 318, and DAC 316 convert the signal Y(Z)-Z ¹ ("y(n-l)" in the time domain) into an analog signal. Va with high accuracy and highly attenuated energy in out-of-band frequencies.

(34) Duty cycle modulator 315 and FIR filter(s) 318 introduce delays in the feedback path of main loop 304 that result in insufficient out-of-band frequency gain, which can cause instability in a conventional ADC delta sigma modulator and inadequate noise shaping. The primary source of delay arises from the inherent delays of FIR filter(s) 318. Another source of delay is the length of the response of filter(s) 318

(35) The main loop transfer function H _MAIN includes a noise transfer function (NTF) and a signal transfer function (STF). Ideally, the NTF of delta sigma modulator 302 in the z-domain ("NTF(z)") is represented by Equation [2]:

NTF = -^- [2],

However, Equation [2] does not hold true with duty cycle modulator 315 and FIR filter(s) 318 in the feedback path of main loop 304.

(36) In at least one embodiment, the delta sigma modulator 302 includes a stabilizer loop 306 having a transfer function H _S τ to achieve a target NTF represented by Equation [3]:

NTF = \ [3],

I - Z^ - H _T

Where transfer function H _T is a target transfer function related to the main loop transfer function H _MAIN and stabilizer loop transfer function H _S τ in accordance with Equation [4]:

HT = HMAIN + HST [4].

(37) Stabilizer loop 306 provides gain for out-of-band frequencies in the NTF of delta sigma modulator 302 to compensate for the insufficient out-of-band frequency gain of transfer function H _MAIN - Thus, stabilizer loop 306 allows delta sigma modulator 302 to implement the desirable filtering characteristics of DAC 316 and FIR filter(s) 318 and remain stable during operation.

The stabilizer loop 306 operates in parallel with the main loop 304. The quantizer output signal Y(z) is fed back through a one clock cycle delay z ^"1 320 to DAC 322. In at least one embodiment, DAC 322 is a conventional digital-to-analog converter. Filter 324 filters Y(Z)-Z ¹ , and DAC 322 converts the output of filter 324 into analog signal L _S τ- Combining node 326 combines the output signal L _MAIN (Z) of loop filter 310 with the output signal L _S τ of DAC 322. In one embodiment, the polarity of output signals L _MAIN (Z) and L _S τ are such that combining node 326 sums output signals L _MAIN (Z) and -L _S τ to generate quantizer input signal U(z). Postprocessor 328 (Label block 328 as "Post Processor" in Fig. 3.) further processes the quantizer output signal Y(z) to produce a digital signal in a desired format. Post-processor 328 generally includes a digital filter to provide a multi-bit output at a lower rate than the operational rate of ADC delta sigma modulator 302. In at least one other embodiment, the stabilizer loop 306 generates a digital output signal L _ST or a combination analog and digital signal such that output signal L _S τ provides stability to delta sigma modulator 302. Additionally, the stabilizer loop 306 can be implemented after quantizer 312 or before and after quantizer 312 to provide stability to delta sigma modulator 302.

(38) Figure 4 graphically depicts the frequency response 400 of the target transfer function H _τ as a function of main loop transfer function H _MAIN and stabilizer loop transfer function H _ST - In at least one embodiment, the transfer function H _MAIN has infinite gain at 0 Hz and high in-band gain, and the gain falls off sharply at the baseband frequency, fb, e.g. 20 kHz. As indicated by the cross-hatched region 404, the frequency response 402 of transfer function H _MA1N provides relatively small gain in the out-of-band frequencies, i.e. the frequencies about the baseband frequency fb. In an audio context, the baseband frequency fb is approximately 20 kHz. The stabilizer loop transfer function H _S τ compensates for the low out-of-band frequency gain of main loop transfer function H _MAIN by having a higher gain in the out-of-band frequency region. The linear combination of transfer functions H _MAIN and H _S τ achieve the target transfer function H _τ as, for example, indicated in Equation [4].

(39) Figure 5 depicts loop filter 502 and stabilizer loop 504, which represent respective embodiments of main loop filter 310 and stabilizer loop filter 306. The loop filter 502 includes five (5) integrators 506.0, 506.1, ..., 506.N-1, where N is an integer and represents the order of the loop filter 502. Filter coefficients C ₁ to obtain a desired STF and NTF can be, for example, included in the feedback loop. The feedback signal Va is fed back to summer 503 and combined with analog input signal X to produce a difference signal Vdi _ff .. Integrator 506.0 integrates the

difference signal Vdi _ff . Integrators 506.1 and 506.N-1 integrate an output of the respective previous integrator 506.0 and 506.N-2. The main loop 502 also includes one or more feed forward coefficients, Co, C ₁ , ..., C _N - _I that adjust the main loop transfer function H _MAIN to achieve a close approximation of the target transfer function H _τ . The determination of the value of coefficients, Co, C ₁ , ..., C _N - _I is subsequently described in more detail.

(40) The stabilizer loop 504 includes a DAC 322 to convert Y(Z)-Z ¹ into an analog signal. In at least one embodiment, DAC 322 is a pulse width modulator. In at least one embodiment, filter 324 is a 1 ^st order filter that can be represented by a gain do. The value of gain do is established to allow the stabilizer loop 504 to provide out-of-band compensating gain to achieve the target transfer function H _τ . In at least one embodiment, the main loop filter output signal L _MAIN (Z) and output signal Lsτ(z) of filter 324 are summed by summing node 510.

(41) Referring to Figures 3, 5, and 6, an analog-to-digital delta sigma modulator main loop and stabilizer loop design process 600 is discussed. The design process 600 applies to main loop 304 and stabilizer loop 302 but is described in the context of main loop 502 and stabilizer loop 504. Operation 602 determines the main loop transfer function H _MAIN by, for example, determining the impulse response of each integrator 506.0 through 506.N-1 and adjusting the coefficients of Co through C _N - _I to obtain a STF and NTF that is a close approximation of a target STF and NTF.

(42) Operation 602 adjusts the main loop transfer function H _MAI N to approximate the target transfer function H _T . The characteristics of DAC 316 and FIR filter(s) 318 prevent the transfer function H _MAIN from exactly matching the target transfer function H _τ . However, in at least one embodiment, the coefficients, Co, C ₁ , ..., CN- _I are chosen so that the impulse response of H _MAI N approximates as closely as possible the impulse response of H _τ for t > nl, where nl is the length of a comb FIR filter 502.

(43) Figure 7 depicts a main loop adjustment operation 700 that represents one embodiment of operation 602. Main loop adjustment operation 700 is discussed with reference to loop filter 502. Operation 702 determines respective differences between the impulse response of each integrator 506.0 through 506.N-1 and target impulse responses of target transfer function H _τ . Operation 704 determines a gain factor go to minimize the difference between the impulse response of each integrator 506.0 through 506.N-1 and target impulse responses of target transfer function H _T .

(44) Referring to Figure 6, operation 604 designs the stabilizer loop transfer function H _ST SO that the combination of transfer function H _MAIN and H _S τ closely approximates or, preferably, exactly matches the target transfer function H _T .

(45) Figure 8 depicts a stabilizer loop adjustment operation 800 that represents one embodiment of operation 604. Stabilizer loop adjustment operation 800 is discussed with reference to stabilizer loop 504. Operation 802 determines the impulse response of filter 324. For stabilizer loop 504, the impulse response is the gain do . Operation 804 determines the value of gain do so that the sum of the impulse response of stabilizer loop 504 and the impulse response of loop filter 502 closely approximates or, preferably, exactly matches the target transfer function H _τ .

(46) Figure 9 depicts a second order analog-to-digital delta sigma modulator 900 having a main loop 902 and a stabilizer loop 904. Delta sigma modulator 900 represents one embodiment of delta sigma modulator 302. The loop filter of delta-sigma modulator 900 is a 2 ^nd order filter with two integrators 908 and 910. The analog input signal X and combined analog output signals -V& of FIR/DAC 926 and FIR/DAC 928 are summed at node 918. Integrator 908 includes an operational-amplifier 912 configured as an integrator by feedback capacitor 922, resistor 916, and resistor arrays (or e.g. current source arrays) (see Figure 10) of FIR/DAC 926 and FIR/DAC 928. Generally, each tap of FIR/DAC 926 and FIR/DAC 928 is connected to a respective resistor or current source. Integrator 910 is configured like integrator 908 to integrate the output of integrator 908. The 3-state pulse width modulator 924 provides respective output signals to FIR/DAC 926 and FIR/DAC 928. In at least one embodiment, the pulse width modulator 924 is implemented with a variable pulse width of 0 to 8. The combination of pulse width modulator 924 and FIR/DAC 926 and FIR/DAC 928 provide superb attenuation of out-of- band energy. At least one embodiment of 3-state pulse width modulator 924 is described in commonly assigned U.S. Patent No. 6,885,330, which is hereby incorporated by reference in it entirety. Delays 930 and 932 can be implemented by a latch that delays quantizer output signal Y(z) by one clock cycle. Filter 935 is a 1 ^st order FIR filter.

(47) Figure 10 depicts an 8-tap FIR filter/digital-to-analog converter 1000, which represents one embodiment of FIR/DAC 926 and one embodiment of FIR/DAC 928. The FIR filter/digital- to-analog converter 1000 includes 8 series connected D-flip-flops 1002.0, 1002.1, ..., 1002.7 so that the output Q or flip-flops 1002.0 ... 1002.6 is connected to the respective D input of flip-

flops 1002.1 ..., 1002.7. The output signal of pulse width modulator 924 provides the input signal to the D input of flip-flop 1002.0. The flip-flops are clocked by a clock signal CLK having a frequency of 8 times the sampling frequency of delta sigma modulator 900. The clock signal CLK also provides the operating clock for pulse width modulator 924. The DAC portion of at least one embodiment of FIR/DAC 926 and FIR/DAC 928 is implemented by a parallel coupled resistor array of resistors 1004.0, 1004.1, ..., 1004.7 coupled to the Q outputs of respective flip-flops 1002.0, 1002.1, ..., 1002.7 and a common output node 1006. The output signal V _out of FIR/DAC 926 and FIR/DAC 928 are combined with the input signal X in Figure 9 to form the difference signal Vdi _ff input to operational-amplifier 912.

(48) Referring to Figures 6, 7, 8, and 9, the following is an exemplary description of the determination of coefficient values -Co and Ci that allow delta sigma modulator 900 to obtain a target transfer function H _τ . In one embodiment, the target transfer function of the second order delta sigma modulator 900 is:

H _x (z) = H ₁ (z) + H ₂ (z) = _=rτ + — so that

NTF = - = (l-z- ¹ ) ² .

1 - Z^ - H _x

(49) The target transfer function H _τ has an impulse response of vector:

RES _HT = [2, 3, 4, 5, ...].

(50) Without -Co and C ₁ set to 1, operation 602 determines the impulse response of integrator 908 to be the vector:

RES ₉₀₈ = [0.5625, 1, 1, 1, ...],

and the impulse response of integrator 910 to be the vector:

RES910 = [0.199219, 1.0625, 2.0625, 3.0625, ...].

The main loop transfer function H _MAI N(Z) impulse response vector:

RESHMAIN ⁼ -Co'RES ₉ o8+ CγRES ₉ IQ.

With Co = Ci = 1, the impulse response of H _MAI N(Z), is:

RES _HMAI N = [0.761719, 2.0625, 3.0625, 4.0625, ...].

From operation 702:

RES _HT - RES _HMAI N = [1.238281, 0.9375, 0,9375, 0,9375, ...].

Operation 704 determines that if Co = 1.9375, then:

RES _HMAIN = [1-289, 3, 4, 5, ...].

Operation 802 determines that the impulse response of stabilizer loop 904 to be the vector:

RES _8T = [do, 0, 0, 0, ...].

Operation 804 sets do = 0.75 so that:

RESHMAIN + RESST =

[1.289, 3, 4, 5, ...] + [0.75, 0, 0, 0, ...] = [2.039, 3, 4, 5, ...],

which closely approximates the target transfer function H _τ impulse response.

(51) Thus, to prevent instability in the main loop 304 caused by the DAC 316 and FIR filter 318 in the feedback path of main loop 304, the delta sigma modulator 302 includes a stabilizer loop 306. Transfer functions H _MAI N and HS _T of the respective main loop 304 and the stabilizer loop 306 combine to achieve a target transfer function H _τ for the analog-to-digital delta sigma modulator 302 that provides for stable operation of the analog-to-digital delta sigma modulator 302.

(52) Figure 11 depicts a signal processing system 1100. Signal processing system 1100 includes an analog-to-digital delta-sigma modulator 1101 having a main loop 1102 and stabilizer loop 1104. The main loop 1102 includes a number of delays that reduce the processing rate of the main loop 1102 and contribute to potential instability in the main loop 1102. For example, in at least one embodiment, the duty cycle modulator 315 supplies an analog pulse-width modulated signal commensurate with the digital output y(n) of quantizer 312. The duty cycle modulator 315 represents one source of processing delay. Additionally, each of integrators 506.0, 506.1, ..., 506.N-1 include further processing delays.

(53) Performance of delta-sigma modulator 1101 in compensating for delays and, thus, low out-of-bound signal gain, can be enhanced by increasing the processing speed of stabilizer loop 1104. The processing speed of stabilizer loop 1104 can be increased and overall component costs can be decreased by supplying an output signal that can be combined directly with a main loop signal without using summing components. The stabilizer loop 1104 includes a stabilizer path 1106. In at least one embodiment, the stabilizer path 1106 begins at the output of quantizer 312 and ends at the output of DAC 1108. The DAC 1108 generates an analog output signal i _sτ (t) commensurate with the delayed, digital quantizer output signal y(n-l). DAC 1108 supplies output signal i _sτ (t) directly to integrator 506.N-1 of main loop 1102 without using a summer such as the summer represented by summing node 510. In other embodiments, the stabilizer path 1106 output signal i _S τ(t) is provided to one or more integrators of main loop 1102 other than, or in addition to, integrator 506.N-1. Eliminating the summing node 510 increases the processing speed of stabilizer loop 1104 and reduces overall component costs of delta-sigma modulator 1101.

(54) Figure 12 depicts delta-sigma modulator 1200, which represents one embodiment of delta-sigma modulator 1101. The delta-sigma modulator 1200 includes a stabilizer loop 1202, and the stabilizer loop 1202 includes a stabilizer path 1204. In at least one embodiment, the stabilizer path 1204 begins at the output of quantizer 312 and ends at the output of charge digital- to-analog converter ( qDAC) 1206. The qDAC 1206 (described in more detail in Figure 13) directly converts the delayed, digital quantizer output signal y(n-l) into a charge having an analog voltage magnitude that is commensurate with the digital value of the quantizer output signal y(n-l). The digital-to-analog conversation rate of qDAC 1206 is very fast relative to the digital-to-analog conversion rate of the quantizer output signal feedback path 1208 of main loop 1210.

(55) To further improve the speed performance of stabilizer loop 1202, an output of qDAC 1206 is connected directly to an input of integrator 1212. Integrator 1212 is configured to directly process signals from stabilizer loop 1202 and main loop 1210 without a summing node, such as summing node 510 in Figure 5. In the embodiment of delta-sigma modulator 1200, integrators 1212 and 1214 are configured using respective operational amplifiers 1216 and 1218 and respective feedback capacitors 1220 and 1222 connected to respective inverting terminals (labeled as "-") of operational amplifiers 1216 and 1218. The non-inverting terminals (labeled as "+") are connected to ground. Integrator 1212 can be reconfigured in any way that allows a

direct connection to the output of stabilizer 1202 and omits a summing node, such as summing node 510 in Figure 5. The resistors 1228 and 1230 provide input resistance to input signal x(t) and main loop feedback signal Va so that integrator 1214 integrates the difference signal x(t)- V _f c. The difference signal x(t)-V _f c represents a main loop stabilizer signal. In at least one embodiment, the main loop feedback signal Va is also fed back to the input of integrator 1212.

(56) The delta-sigma modulator 1200 implements the main loop filter coefficient Co using a parallel connected resistor/capacitor pair R/C. The values of the resistor/capacitor R/C combination determine the value of coefficient Co. Operations 600 and 700 can be used to determine the values of the resistor/capacitor R/C pair by adjusting the values of the resistor/capacitor R/C pair to determine a gain factor to minimize a difference between the impulse response of each integrator and a target impulse response as discussed in conjunction with operation 704 (Figure 7). In at least one embodiment, the order of delta-sigma modulator 1200 can be increased by adding integrators and resistor/capacitor pairs and determining the values of the resistor/capacitor pairs in accordance with operations 600 and 700.

(57) Thus, the stabilizer loop 1202 is able to provide high frequency gain as illustratively depicted in Figure 4. The stabilizer loop 1202 also provides stability for delta-sigma modulator 1200 and allows the main loop 1210 to include the duty cycle modulator 315 and FIR filter(s) 318.

(58) Figure 13 depicts qDAC 1300 that represents one embodiment of qDAC 1206. The input signal y(n-l) to qDAC is the delayed, digital output signal of quantizer 312. Input signal y(n-l) is an /7-bit signal, and w is a positive integer. For example, if quantizer 312 has a 2-bit output, w is 2, if quantizer 312 has a 3 -bit, w is 3, and so on. In at least one embodiment, qDAC 1300 is a binary-weighted digital-to-analog converter. Thus, qDAC 1300 includes w switches 1302.0, 1302.1, ..., 1303. w-1 representing respectively the least significant bit (LSB), the next LSB, ..., and the most significant bit (MSB) of input signal y(n-l). Switches 1302.0, 1302.1, ..., 13O3.W-1 connect either a logical 1 voltage or a logical 0 voltage to respective capacitors 1304.0, 1304.1,

..., 1304. w-1. The logical values respectively connected to each of capacitors 1304.0, 1304.1, ..., 1304. w-1 correlates with the logical value of the LSB, next LSB, ..., and the MSB of input signal y(n-l). In at least one embodiment, before each cycle of quantizer 312, capacitors 1304.0, 1304.1, ..., 1304. w-1 are discharged by connecting both terminals of each capacitor to ground.

(59) The total charge qsτ(t) on capacitors 1304.0, 1304.1, ..., 1304.«- 1 at time t represents an analog voltage at node 1306 commensurate with the digital value of input signal y(n-l). The total charge qsτ(t) plus the output voltage V _M (O °f the main loop filter resistor/capacitor pair R/C plus the feedback voltage V& are sensed as an input voltage to integrator 1212 without using a summer. The values of capacitors 1304.0, 1304.1, ..., 1304. «-1 are a matter of design choice. The particular design of qDAC 1300 is also a matter of design choice. For example, qDAC 1300 can be designed as a thermometer coded digital-to-analog converter, a segmented digital-to- analog converter, etc.

(60) In at least one embodiment, DAC 316 is also a current digital-to-analog converter with the same topology as qDAC 1300. In at least one embodiment, a single current digital-to-analog converter performs the functions of both DAC 316 and qDAC 1300. The input signal y(n-l) and output signal of the FIR filter(s) 318 can be multiplexed into the single qDAC, and the single qDAC can provide both output signals isτ(t) and Va,.

(61) Although the present invention has been described in detail, it should be understood that various changes, substitutions and alterations can be made hereto without departing from the spirit and scope of the invention as defined by the appended claims.