Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
SOLID STATE BALLAST WITH HIGH FREQUENCY INVERTER FAULT PROTECTION
Document Type and Number:
WIPO Patent Application WO/1982/001276
Kind Code:
A1
Abstract:
A thyristor/capacitor inverter bridge (10) energizes the lamp circuit (21) with a high frequency oscillating voltage derived from full-wave rectified line voltage. Lamp current is regulated by a commutation circuit which is synchronized with zero crossings of the thyristor current. Fault detection circuits (38, 51, 52, 55, 56) are included for detecting faults such as loss of primary power, thyristor over-voltage, and thyristor over-current for taking corrective action, such as inhibiting the inverter and commencing a new initialization sequence. In addition, in the case of thyristor over-current, which may indicate that both power thyristors (11, 12) are conducting at the same time, the power thyristors are commutated. In one embodiment, the power thyristors (11, 12) are included in a resonant circuit isolated from the line voltage with thyristor turn-off following the detection of thyristor over-current and the removal of the gated drive signals from the thyristors (11, 12) effected by the natural ringing of the charged resonant circuit.

Inventors:
GRUBBS C (US)
Application Number:
PCT/US1981/001344
Publication Date:
April 15, 1982
Filing Date:
October 06, 1981
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
THOMAS INDUSTRIES INC (US)
GRUBBS C (US)
International Classes:
H01J61/00; H01J1/46; H01J17/20; H01J21/10; H01J61/16; H01K1/46; H02H7/122; H02H9/02; H05B41/24; H05B41/298; H05B41/392; (IPC1-7): H01K1/46; H01J21/10; H01J1/46; H01J17/20; H01J61/16
Foreign References:
US3904922A1975-09-09
US3648106A1972-03-07
US3821601A1974-06-28
US4277728A1981-07-07
US4240009A1980-12-16
US3999100A1976-12-21
US3541421A1970-11-17
US3662216A1972-05-09
US4220896A1980-09-02
US4004188A1977-01-18
US3969652A1976-07-13
US3890562A1975-06-17
Other References:
See also references of EP 0067999A4
Download PDF:
Claims:
Claims
1. An inverter circuit receiving power from a line source and generating a high frequency inverter signal for energizing gaseous discharge lamp circuit means com prising: first and second control switching.means connected in circuit with said power source and said lamp circuit means; driver circuit means for triggering said first and second control switching means to conduct in alternate half cycles of said inverter signal to sustain oscillation; first detector circuit means responsive to signals in said lamp circuit means for generating a timing signal in timed relation with said inverter signal; current sensor circuit means for generating a current sensor signal representative of the magnitude of current flowing in said lamp circuit means; and commutaion circuit means responsive to said timing signal and said current sensor signal for actuating said driver circuit means to trigger said first and second control switching means in predetermined time relation with said inverter signal to regulate 'the current in said lamp circuit means.
2. The apparatus of claim 1 further comprising voltage sensor circuit means responsive to the voltage applied to said lamp circuit means by said inverter circuit for generating a voltage sensor signal; said commutation circuit means being further responsive to said voltage sensor signal to regulate the current in said lamp circuit means.
3. The apparatus of claim 1 further comprising second detector circuit means responsive to the current in at least one of said control switching means for disabling said driver circuit means when said control switching means current exceeds a.predetermined value.
4. The apparatus of claim 1 further comprising third detector circuit means including delay circuit means responsive to the voltage applied to said lamp circuit means for inhibiting said driver circuit means when said applied lamp circuit means voltage exceeds a predetermined value for a predetermined time.
5. The apparatus of claim 1further comprising rectifier circuit means receiving voltage from said line source for rectifying the same and for applying a rectified voltage to said first and second control switching means connected in series; and fourth detector circuit means res¬ ponsive to the absence of said rectified voltage across said control switching means for inhibiting said driver circuit means.
6. The apparatus of claim 1 wherein said first and second control switching means are connected in separate branches of a bridge circuit; first and second capacitors connected in separate branches of said bridge circuit; and power transformer means connected in the diagonal branch of said bridge circuit for energizing said lamp circuit means, the frequency of oscillation of said inverter signal being determined by the capacitance of said first and second capacitors and the inductance of said power transformer.
7. The apparatus of claim 1 further comprising initialization circuit means for disabling said driver circuit means for a predetermined initialization period of time to permit the circuitry to stabilize in response to the initial application of power to said inverter circuit.
8. The apparatus of claim 7 further comprising reference voltage generator means for generating a reference voltage, said current sensor circuit means being further responsive to said reference voltage signal for generating said current sensor signal.
9. The apparatus of claim 7 wherein said lamp circuit means includes filaments energized by said inverter signal, and wherein said initialization circuit enables said driver circuit means after said initialization period to thereby energize the filaments in said lamp circuit means, said initialization circuit means further controlling said reference voltage generator circuit means to increase said reference voltage to said current sensor circuit means over a predetermined time whereby after said initialization period, the filaments of said lamps are energized and the voltage across said lamps increases until said lamps conduct, said current sensor circuit means being responsive to said reference voltage for regulating lamp current.
10. The apparatus of claim 7 further comprising fault detection circuit means responsive to the detection of a predetermined fault in said inverter circuit means for generating a fault signal to actuate said initialization circuit means to inhibit said driver circuit means when such fault is detected.
11. The apparatus of claim 10 wherein said fault detection circuit means includes delay circuit means and is responsive to the voltage applied to said lamp circuit means for generating said fault signal when said applied voltage exceeds a predetermined value for a predetermined time.
12. The apparatus of claim 10 wherein said fault detection circuit means is responsive to current flowing in at least one of said first and second control switching means for generating said fault signal when said current exceeds a predetermined value.
13. The apparatus of claim 12 wherein said first and second control switching means are connected in series with each other and connected in a bridge circuit with first and second balance capacitors, said lamp circuit means being in a diagonal branch of said bridge circuit; said apparatus further including a diode and a capacitor connected in series across one of said first and second control switching means, said capacitor having a terminal connected to the junction between said first and second control switching means; third control switching means for connecting the other terminal of said capacitor to the system common'when triggered; said fault detection circuit means further triggering said third control switching means when said current in said control switching means exceeds said predetermined value, whereby when said third control switch¬ ing means conducts, the charge on said capacitor commutates said first and second control switching means to nonconduct¬ ing states in sequence. SUR 4'0 .
14. The apparatus of claim 10 further comprising rectifier circuit means receiving power from said line source for generating a rectified voltage and for applying the same to said inverter circuit means, and wherein said fault detection circuit means is responsive to the output of said rectifier circuit means for generating said fault signal when said rectifier circuit means fails to generate said rectified voltage.
15. The apparatus of claim 10 further comprising fault count circuit means for counting the occurrences of said fault signal in a predetermined time period and for disabling said initialization circuit means if said fault detection signal occurs said predetermined number of times within said time period thereby requiring manual resetting before said inverter circuit can operate thereafter.
16. The apparatus of claim 10 wherein said current sensor circuit means is responsive to a reference signal having a first value, and wherein said initialization circuit means clamps said reference voltage of said current sensor circuit means to a second value different than said first value for a predetermined time and thence permits said reference signal value to vary from said second value to said first value along a predetermined characteristic while permitting power to be applied to the filaments of said lamp circuit means whereby said lamp filaments are heated and the voltage applied to said lamps is increased according to said characteristic following said predetermined period.
17. The apparatus of claim 12 further comprising second fault detection circuit means sensing voltage applied to said lamp circuit means for generating a fault detection signal to actuate said initialization circuit means when said sensed voltage indicates that an operative lamp is not connected in said lamp circuit means.
18. The apparatus of claim 17 further comprising third fault detection circuit means responsive to the absence of power from said line source for generating a fault detec¬ tion signal. ^ _ .
19. The apparatus of claim 1 wherein said lamp circuit means includes first, second and third fluorescent lamps connected in series; and starting capacitor circuit means connected in circuit with said lamps to cause said lamps to conduct in a predetermined sequence..
20. The apparatus of claim 1 wherein said lamp circuit means comprises four fluorescent lamps including first and second pairs of seriesconnected lamps, said pairs being connected in parallel; and starting capacitor circuit means for causing the individual lamps of each pair to conduct in predetermined sequence.
21. In a circuit for exciting gaseous discharge lamps from AC line power, the combination comprising: inverter circuit means receiving said line power and including a thyristor/capacitor bridge circuit including first and second thyristors in respective branches of said bridge circuit and first and second capacitors in the remaining branches of said bridge circuit; lamp circuit means including said gaseous discharge lamps connected in the diagonal branch of said bridge circuit means; commutation circuit means for commutating said thyristors alternately respectively in successive half cycles of inverter oscilla¬ tion; a third capacitor connected across one of said first and second thyristors; means for charging said third capaci¬ tor to a DC potential; third thyristor means adapted to connect said third capacitor across said second thyristor to apply a reverse current to said second thyristor when said third thyristor means conducts; and detector circuit means sensing current flowing in at least one of said first and second thyristors to trigger said third thyristor to conduct when said sensed current exceeds a predetermined value, thereby to turn said second thyristor off immediately and to turn said first thyristor off in a subsequent half cycle of inverter oscillation following the turning off of said second thyristor.
22. An inverter circuit for exciting gaseous discharge lamp means from AC line voltage including a main power bridge receiving and rectifying said line voltage; a OMPI thyristor/capacitor bridge circuit means receiving said rectified voltage and including first and second thyristors and first and second capacitors in respective branches of said bridge circuit means; and commutation circuit means for causing said first and second thyristors to conduct in alternate cycles of oscillation, said gaseous discharge lamp means being connected in the diagonal branch of said bridge circuit means, the improvement comprising: low voltage supply means for generating a DC potential to said commutation circuit means including second rectifier circuit means receiving power from said inverter circuit for gener¬ ating said low voltage when said inverter circuit is oscil¬ lating; control switch means for coupling the rectified voltage of said main power bridge to said low voltage supply capacitor during start up; and circuit means for causing said control switch means to become nonconducting when said voltage of said low voltage supply reaches a predeter¬ mined level to isolate the output of said main power bridge from said low voltage supply, whereby during inverter oscil¬ lation "said low voltage power supply is derived from inverter current, and upon start up, said low voltage supply is derived from said main power bridge.
23. The apparatus of claim 22 further comprising unidirectional current conduction means for coupling power from said second rectifier circuit means to said thyr.istor/ capacitor bridge circuit means .during intercusp periods of said rectified line voltage to thereby maintain oscillation of said inverter circuit means.
24. An inverter circuit for exciting gaseous dis¬ charge lamp means from AC line voltage including a main power bridge receiving and rectifying said line voltage; a thyristor/capacitor bridge circuit means receiving said rectified voltage and including first and second thyristors and first and second capacitors in respective branches of said bridge circuit means; and commutation circuit means for causing said first and second thyristors to conduct in alternate cycles of high frequency oscillation, said gaseous discharge lamp means being connected in the diagonal branch of said bridge circuit means, the improvement comprising: low voltage supply means for generating a DC potential to said commutation circuit means including second rectifier circuit means receiving power from said inverter circuit for generating said low voltage when said inverter circuit is oscillating; and current conduction means for coupling power unidirectionally from the output of said low voltage supply means to said thyristor/capacitor bridge circuit means to maintain the same in oscillation when the voltage output of said main power bridge falls below the voltage output of said low voltage supply means.
25. The apparatus of claim 24 further comprising capacitor means in said low voltage supply means for storing charge sufficient to maintain said inverter bridge circuit in oscillation during the intercusp period of said recti¬ fied line voltage.
26. In an inverter circuit including first and second control switching means connected in circuit and energized by a line source and driven by gating signals from control logic means to conduct respectively in alternate half cycles to sustain oscillation and provide an inverter signal, said commutation driver circuit means providing said gating signals to said first and second control switch¬ ing means, a fault protection system comprising: detector circuit means responsive to the current in said control switching means for disabling said control logic circuit means when said control switching means current exceeds a predetermined value; first resonant circuit means including a capacitor connected in circuit with said first and second control switching means and said line source wherein the discharging and charging of said capacitor across said inverter circuit commutates said first and second switching means to a nonconducting state following the disabling of said control logic means by said detector circuit means; and conducting means coupling said line soruce to said control switching means and said first resonant circuit means for providing circuit isolation therebetween such that the resonant frequency of said first resonant means is much greater than the charging rate of said capacitor by said line source.
27. The system of claim 26 wherein said first resonant circuit means further comprises first and second inductances respectively coupling said first control switching means to said conducting means and to said capa¬ citor and coupling said second control switching means to said detector circuit means.
28. The system of claim 26 wherein said conduct¬ ing means comprises a third inductance forming, in combina¬ tion with said capacitor, second resonant circuit means having a resonant frequency much less than the resonant frequency of said first resonant circuit means.
29. The system of claim 27 wherein said detector circuit includes: a resistor coupling said second induc¬ tance to ground potential; voltage sensing means coupled to said resistor for measuring the current through said first and second control switching means; and control means coupled to said voltage sensing means and to said control logic means for terminating said gating signals from said control logic means when the current in said control switch¬ ing means exceeds said predetermined value.
30. The system of claim 26 wherein said first and second control switching means are connected in separate branches of a bridge circuit; first and second balanced capacitors'connected in separate branches of said bridge circuit; and power trnasformer means connected in the diagonal branch of said bridge circuit for energizing an output device, the frequency of oscillation of said inverter signal being determined by the capacitance of said first and second capacitors, the inductance of said power transformer means and a time delay provided by said control logic means.
31. The system of claim 30 wherein said power transformer means includes a plurality of secondary windings, each coupled to an output device with at least one of said secondary windings coupled to a direct current power supply for energizing said control logic means.
32. The system of claim 31 wherein said direct current power supply is further coupled to the junction of said line source and said conducting means for continuously providing at least a predetermined minimum voltage across said first and second control switching means for turning off said first and second control switching means following the disabling of said control logic means.
33. The system of claim 30 further comprising synchronization transformer means including: a primary winding coupled in circuit with a primary winding of said power transformer means and said first and second control switching means; and. a secondary winding coupled in circuit with said control logic means in providing inverter current phase information thereto.
34. The system of claim 33 wherein the primary winding of said synchronization transformer means is coupled to said detector circuit means in reducing the circulating current therein.
35. In an inverter circuit including first and second control switching means connected in circuit and energized by a line source and driven by gating signals from logic control means to conduct respectively in alternate half cycles to sustain oscillation and provide an inverter signal, said logic control means providing said gating signals to said first and second control switching means, a* fault protection system comprising: detector circuit means responsive to the current in said control switching means for disabling said logic control means when said control switching means current exceeds a predetermined value; first resonant circuit means including a capacitor coupled to and charged by said line source and in circuit with a first inductance coupled between said line source and said first control switching means and a second inductance coupled between said detector circuit means and said second control switching means, wherein the discharging and charging of said capacitor across said inverter circuit commutates said first and second switching means to a nonconducting state ; P following the disabling"of said control logic means by said detector means; and second resonant circuit means including said capacitor and a third inductance coupling said line source to said capacitor and to said first in¬ ductance, said second resonant means having . a resonant frequency much less than the resonant frequency of said first resonant means in providing circuit isolation between said first resonant means and said line voltage during the commutation of said first and second control switching means.
36. In an inverter circuit forproviding an inverter signal including first and second coupled control switching means and capacitors connected in respective branches of a balanced bridge circuit, with said first and second control switching means energized by a line source and driven by gating signals from control logic means so as to conduct in alternate half cycles of said inverter signal to sustain oscillation, said control logic means providing said gating signals to said first and second control switch¬ ing means in timed relation with said inverter signal, and including power transformer means connected in the diagonal branch of said bridge circuit for energizing an output device, the frequency of oscillation of said inverter signal being determined by the capacitance of said first and second capacitors, the inductance of said power transformer means and a time delay provided by said control logic means, a fault protection system comprising.: detector circuit means responsive to the current in said control switching means for disabling said control logic means when the current in said control switching means exceeds the predetermined value, said detector circuit means including: a resistor connecting said first and second coupled control switching means to ground potential; voltage sensing means coupled to said resis¬ tor for measuring the current through said control switching means; and control means coupled to said voltage sensing means and to said control logic means for terminating said gating signals provided to said first and second control switching means when the current in said control switching means exceeds said predetermined value; resonant circuit means including a capacitor connected in circuit with said first and second control switching means and said line source wherein the dis¬ charging and charging of said capacitor across_ said inverter circuit commutates said first and second control switching means to a nonconducting state following the disabling of said control logic means by said detector circuit means; and conducting means coupling said line source to said first and second control switching means and said resonant circuit means in providing circuit isolation therebetween such that the resonant frequency of said resonant means is much greater than the charging rate of said capacitor by said line source.
37. In an inverter circuit for providing an inverter signal including first and second coupled control switching means and capacitors connected in respective branches of a balanced bridge circuit, with said first and second control switching means energized by a line source and driven by gating signals from control logic means so as to conduct in alternate half cycles of said inverter signal to sustain oscillation, said control logic means providing said gating signals to said first and second control switching means in a timed relation with said inverter signal, and including power transformer means connected in the diagonal branch of said bridge circuit for energizing an output de¬ vice, the frequency of oscillation of said inverter signal being determined by the capacitance of said first and second capacitors and the inductance of said power transformer* means and a time delay provided by said control logic means, a fault protection system comprising: detector circuit means responsive to the currentin said control switching means for disabling said control logic means when the current in said control switching means exceeds a predetermined value, said detector circuit means including: a resistor connecting said first and second coupled control switching means to ground potential; voltage sensing means coupled to said resistor for measuring the current through said control switching means; and control means coupled to said voltage sensing means and to said control logic means for termina¬ ting said gating signals provided to said first and second control switching means when the current in said control switching means exceeds said predetermined value; resonant circuit means including a capacitor connected in circuit with said first and second control switching means and said line source wherein the discharging and charging of said capacitor across said inverter circuit commutates said first and second control switching means to a nonconducting state following the disabling of said control logic means by said detector circuit means; conducting means coupling said line source to said first and second control switching , means and to said resonant means in providing circuit isolation., therebetween such that the resonant frequency of said resonant circuit means is much greater than the charging rate of said capacitor by said line source; and synchroniza¬ tion transformer means including: a primary winding coupling a primary winding of said power transformer means to said detector circuit means in reducing the circulating current therein; and a secondary winding coupled to said control logic means in providing inverter current phase information thereto.
38. In an inverter circuit energized by a line source and having a fault detection system wherein gating signals are removed from said inverter circuit when the current therein exceeds a predetermined value, said inverter circuit including first and second control switching means to which said gating signals are alternately provided by * means of logic control means so as to conduct respectively in alternate half cycles of an inverter signal to sustain oscillation, a system for rendering said first and second control switching means nonconducting following the removal of said gating signals upon inverter fault detection com¬ prising: first resonant circuit means coupled across said first and second control switching means having a first in¬ ductance value L, and including first capacitor means charged by said line source wherein the sequential discharge and charging of said first capacitor means following the removal of said gating signals from said inverter circuit commutates said first and second control switching means to a non¬ conducting state; and second resonant circuit means coupling said first resonant circuit means and said first and second control switching means to said line source and including said first capacitor means, said second resonant circuit means having a second inductance value L2 wherein L2))L, for isolating said first resonant circuit from said line source following removal of said gating signals.
39. The system of claim 38 wherein the discharge of said first capacitor means following the removal of said gating signals causes said first and second control switch¬ ing means to be forward biased in a conducting state with said first and second control switching means subsequently reversed biased and rendered nonconducting with the charging of said first capacitor means causing stored charge in said first and second control switching means to be removed there¬ from.
40. The system of claim 38 wherein said first resonant circuit means includes a first inductor having an inductance L, and coupling said line source to said first capacitor means and to said second resonant circuit means, said second resonant circuit means including second and third inductors having a combined inductance L2 and coupled in series with said first and second control switching means wherein L,^100 L2.
41. The system of claim 38 wherein said first and second control switching means and second and third capacitor means are connected in respective branches of a balanced bridge circuit with power transformer means connected in the diagonal branch of said bridge circuit for energizing an output device, said power transformer coupled to said fault detection system for reducing the circulating current therein.
42. The system of claim 40 wherein said fault detection system includes: resistor means coupling said third inductor to ground potential; voltage sensing means coupled to said resistor for measuring the current through said first and second control switching means; and control means coupled to said voltage sensing means and to said control logic means OMPI for terminating said gating signals from said control logic means to said first and second control switching means when the current in said control switching means exceeds said predetermined value.
43. In an inverter circuit receiving power from a line source and generating a high frequency inverter signal for energizing power trnasformer means in driving an output device, said inverter circuit including: first and second control switching means and capacitors connected in respec¬ tive branches of a balanced bridge circuit with said power transformer means connected in the diagonal branch of said bridge circuit; driver circuit means for triggering said first and second control switching means to conduct in alter¬ nate half cycles of said inverter signal to sustain oscilla¬ tion; first detector circuit means responsive to signals in said output device for generating a timing signal in timed relation with said inverter signal; current sensor circuit means for generating a current sensor signal representative of the magnitude of current flowing in said output device; commutation circuit means responsive to said timing signal and said current sensor signal for actuating said driver circuit means to trigger said first and second control switching means in predetermined time relation with said inverter signal to regulate the current in said output de¬ vice; and second detector circuit means responsive to the current in said first and second control switching means for disabling said driver circuit means when the current in said first and second control switching means exceeds a predeter¬ mined value, the improvement comprising; means for coupling said power transformer means to said second detector circuit means for reducing the circulating current therein.
44. The circuit of claim 43 wherein said power transformer means is coupled to said second detector circuit means by means of said first detector circuit means.
45. The circuit of claim 44 wherein said first detector circuit means includes a synchronization transformer having a primary winding coupling said power transformer means to said second detector means and said second detector means includes a resistor with the voltage across said resis¬ tor representing the current in said first and second con¬ trol switching means.
46. In an inverter circuit including first and second control switching means connected in circuit and energized by a line source and driven by gating signals from logic control means to conduct respectively in alternate half cycles to sustain oscillation and provide an inverter signal, said logic control means providing said gating sig¬ nals to said first and second control switching means, a fault protection system comprising: detector circuit means responsive to the current in at least one of said control switching means for disabling said logic control means when said control switching means current exceeds a predetermined value; first resonant circuit means including a capacitor connected in circuit with at least said one control switching means and said line source wherein the discharging and charging of said capacitor across said inverter circuit commutates at least said one switching means to a non¬ conducting state following the disabling of said control logic means by said detector means, and conducting means coupling said line source to said control switching means and said first resonant circuit means for providing circuit isolation therebetween such that the resonant frequency of said first resonant means is much greater than the charging rate of said capacitor by said line source.
47. The system of claim 46 wherein said first resonant circuit means further comprises first and second inductances respectively coupling said first control switch¬ ing means to said conducting means and to said capacitor and coupling said second control switching means to said detector circuit means.
48. The system of claim 46 wherein said conducting means comprises a third inductance forming, in combination with said capacitor, second resonant circuit means having a resonant frequency much less than the resonant frequency of said first resonant circuit means.
49. The system of claim 47 wherein said detector circuit includes: a resistor coupling said second inductance to ground potential; voltage sensing means coupled to said resistor for measuring the current in at least" one of said control switching means; and control means coupled to said voltage sensing means and to said control logic means for terminating said gating signals from said control logic means when the current in at least one of said control switching means exceeds said predetermined value.
50. The system or claim 46 wherein said first and second control switching means are connected in separate branches of a bridge circuit; first and second balanced capacitors connected in separate branches of said bridge circuit; and power transformer means connected in the diagon¬ al branch of said bridge circuit for energizing an output device, the frequency of oscillation of said inverter signal being determined by the capacitance of said first and second capacitors, the inductance of said power transformer means and a time delay provided by said control logic means.
51. The system of claim 50 wherein said power transformer means includes a plurality of secondary windings, each coupled to an output device with at least one of said secondary windings coupled to a direct current power supply for energizing said control logic means.
52. The system of claim 51 wherein said direct current power supply is further coupled to the junction of said line source and said conducting means for continuously providing at least a predetermined minimum voltage across at least said one of said first and second control switching means for turning off said one of said first and second con¬ trol switching means following the disabling of said control logic means.
53. The system of claim 50 further comprising synchronization transfomrer means including: a primary winding coupled in circuit with a primary winding of said power transformer means and said first and second control switching means; and a second winding coupled in circuit with said control logic means in providing inverter current phase information thereto.
54. The system of claim 53 wherein the primary winding of said synchronization transformer means is coupled to said detector circuit means in reducing the circulating current therein. * _ ?* OMPI.
Description:
SOLID STATE BALLAST WITH HIGH FREQUENCY INVERTER FAULT PROTECTION

Background and Summary

The present invention relates to a ballast cir¬ cuit for gaseous discharge lamps; and more particularly to a high frequency ballast, operating on conventional 60 hertz power and energizing the lamps at a higher fre¬ quency in the neighborhood of 20-25 KHz.

It is known and recognized that gaseous discharge lamps, such as fluorescent lamps and high-intensity dis¬ charge (HID) lamps convert electrical energy to light more efficiently at the higher frequency than at 60 or 120 Hz, such as 15-20 KHz.

Despite the economic incentive to energize gas discharge lamps with a higher frequency, and even though many solid state ballast circuits have been proposed in the literature and are otherwise known, there has been no solid state ballast circuit which has gained widespread commercial acceptance. There are perhaps many factors which have contributed to the lack of a commercial solid state, high-frequency ballast or inverter for gaseous discharge lamps, among which are the low initial cost of conventional ballasts due to the large volume and efficient production techniques which are employed, thereby at least partially offsetting any reduction in operating costs by reducing the initial outlay. Further, from a technical standpoint, when solid state ballasts were first developed, the power switches that were available for operating at the frequency and current levels required, were either too expensive or not reliable enough. Many of these problems have now been overcome due to advances in technology, and further, the increased cost of energy has emphasized the need for reducing operating costs over the long term.

Manufacturers are, however, still faced with problems. Among such problems is the need to provide protection for the various faults which may occur in a solid state ballast, such as excessive current or voltage

in the thyristor power circuit, lamp over-voltage, loss of primary power, lamp failure, and so on.

Considering the various applications, such as fluorescent lamps, low and high pressure sodium, and metal halides, if a separate solid state ballast is required for each such application, and each ballast must include not only the numerous fault protection mechanisms, but also regulate lamp current during normal operation, provide for start up and re-strike during the period between cusps of primary power when oscillation may be extinguished, it can be seen that development costs would quickly get out of hand, and a manufacturer would not be able to employ the tested techniques of one system to the other, as is normally done during the course of development to enhance reliability of the commercial system.

Briefly, then, the present invention is directed to a solid state ballast circuit in which the primary logic control techniques for lamp current regulation and fault protection may be used in a. wide range of applications including fluorescent lamps (two-, three- and four-lamp loads) , low pressure sodium, high pressure sodium, metal halide, and mercury lamps. Further, the circuitry is readily adaptable to all commercially available voltages and frequencies. This is not to say that all such ballasts are interchangeable, but rather, only relatively minor changes are required for each application from a manu¬ facturing standpoint, and the basic logic and fault detec¬ tion techniques are common to all applications.

The present invention employs a thyristor/ capacitor inverter bridge which energizes the lamp circuit with a high frequency oscillating voltage derived from full-wave rectified line voltage. The lamp circuit, in the case of a fluorescent ballast, may include two, three or four lamps.

Lamp current is regulated by a commutation timing and pulse shaping circuit which derives its timing from, and is synchronized with, zero crossings of the thyristor current. As used herein, "commutation" refers to the

firing or conduction of the power thyristors in relation to the phase of the inverter (thyristor) current. The commu¬ tation timing and pulse shaping circuit has an inherent minimum delay from each zero crossing of the thyristor current to permit the thyristors to commutate during each cycle of high frequency oscillation. An output signal of a lamp current sensing amplifier delays firing or commu¬ tation of the thyristors beyond the previous zero crossing as a function of increasing lamp current. In other words, when lamp current is at a relatively low value, the current sensing amplifier will advance the commutation time of the power thyristor that is to be turned on to thereby add energy to the oscillating circuit feeding current to the lamps; and as lamp current builds up, the commutation timer increases the delay between a zero crossing and the commu¬ tation time, thereby regulating the current (and energy) coupled to the lamp power circuit. A binary circuit is clocked by the output of the commutation timing and pulse shaping circuit to steer the output pulse alternately to one of the power thyristors, thereby generating the oscil¬ lating mode of the high frequency inverter. The frequency of oscillation is determined primarily by the resonance of the power bridge capacitors and the inductance in the transformer delivering current to the lamp load.

When power is first turned on, an initialization circuit initiates a time delay to permit circuit stabiliza¬ tion,- and then enables the high frequency 1 inverter to begin energizing the lamp load with a gradual build-up of power. This initialization circuit is also used to re-commence operation after certain faults are detected, as explained further below.

A re-strike circuit generates pulses coupled to the commutation timer and pulse shaping circuit to re-start operation when the rectified line voltage falls below that which is necessary to sustain oscillation of the inverter circuit.

— t —

Fault detection circuits are included for detecting: (a) loss of primary power (one or more half cycles), (B) lamp over-voltage for a predetermined time, and (c) thyristor over-current. If lamp current or lamp voltage become excessive, the commutation timer is responsive to such condition for extending the commutation time of the power thyristors, thereby reducing energy cou¬ pled to the lamp load.

If one of the fault detection circuits detects a loss of primary power, excessive lamp voltage for a predetermined time or excessive thyristor current, the initialization circuit, mentioned above, is reset to inhibit inverter oscillation for the initial start up period, which should enable the fault condition to subside, and to then recommence an initialization cycle. In -addition, if the detected fault is excessive thyristor current, it may be indicative of "punch through", that is, a condition in which both thyristors are conducting at the same time. In this event, the power thyristors are commutated to the off state during the period of delay mentioned.

A fault count circuit determines whether a pre¬ determined number of faults occurs successively within a preset time; and if so, the inverter is shut down and must be reset manually, as by turning off the main power and turning it back _on.

A fault detection circuit detects thyristor over- current and provides a shutdown signal to the commutation timer and pulse shaping circuit resulting in the removal of the thyristor gate drive pulses from the primary of a pulse transformer, the alternating pulsed output of which sequentially energizes the power thyristors. In one embodiment of the present invention, a resonant circuit consisting of a DC filter capacitor, faulted thyristors and series inductors causes a natural ringing and commutates off the power thyristors. The resonant circuit and inverter bridge are isolated from the line voltages source during

the recovery cycle ' by means of an inductance. The isola¬ tion inductance is sized to be very much larger (greater than ten times and preferably about one hundred times greater) than the total inductance in the power thyristor circuit and it is designed so as to preclude saturation until the power thyristors have been given enough time to turn off. Minimum commutation voltage is provided during the inter-cusp periods of the full-wave rectified line voltage by coupling a low voltage power supply to the inverter bridge via the isolation inductance. Power dissipation in the inverter circuit is substantially reduced by preventing circulating current in the inverter circuit from flowing directly to ground by coupling it to a fault detection feedback circuit.

The present invention thus includes logic and control circuitry as well as power circuitry which may be adapted, with only minor variation to the various applications which a commercial solid state ballast must accommodate. Further, as will be more fully explained below, the logic and control section, although employing some analog circuits, uses primarily digital circuit techniques with their enhanced reliability and accuracy. All of the circuits used in the logic and control portion of the system are amenable to commercialization using modern integrated circuit techniques so that they can be incorporated on a ' single "chip". By using the chip in . many .hours of testing and actual commercial applications , the experience gained can be used to enhance reliability and efficiency for not only fluorescent lamp applications but for HID applications as well.

Additional advantages, some of which are inherent at least to some extent in earlier suggested solid state ballasts include: the ability to dim the lamp with a simple circuit modification, either manually or automatical¬ ly in response to ambient conditions to reduce energy consumption; cooler operation and reduced power loss due to more efficient conversion of electric power to light, resulting in reduced load on air conditioning systems;

reduced size and weight of the ballasts resulting in lower shipping and installation costs; and more quiet operation.

Other features and advantages of the present invention will be apparent to persons skilled " in the art from the following detailed description of a preferred embodiment accompanied by the attached drawings wherein identical reference numerals will refer to like parts in the various views. Brief Description of the Drawings

The appended claims set forth those novel features believed characteristic of the invention. How¬ ever, the invention itself, as well as further objects and advantages thereof, will best be understood by reference to the following detailed description of a preferred embodiment taken in conjunction with the accompanying draw¬ ings, where like reference characters identify like elements throughout the various figures, in which:

FIG. 1 is a functional block diagram of a system incorporated within the present invention;

FIG. 2 is a detailed circuit schematic diagram of the logic and control circuitry of the system of FIG. 1;

FIG. 3 is a circuit schematic diagram of the power stage of the system of FIG. 1;

FIG. 4 is a voltage timing diagram illustrating various voltage waveforms in the circuit of FIGS. 2 and 3;

FIG. 5 is a circuit schematic diagram illustrating a lamp load circuit for three fluorescent lamps;

FIG. 6 is a circuit schematic diagram illustrating a lamp load circuit for four fluorescent lamps;

FIG. 7 is a circuit schematic diagram of a preferred embodiment of the present invention in which the ringing of a resonant circuit causes the commutation of the power thyristors to the OFF state following detection of a fault in the system; and

FIG. 8 shows the change in magnitude and direction of current in the inverter bridge circuit shown in FIG. 7 following removal of the gated drive pulses from the power thyristors.

Detailed Description I. Description of Functional Block Diagram

Referring first to FIG. 1, reference numeral 10 generally designates a thyristor/capacitor bridge circuit including first and second thyristors (silicon control rectifiers) 11, 12 connected in series with a full-wave rectifier circuit 13 and a current-sensing resistor 14. The full-wave rectifier 13 receives standard line power (60 Hz., for example) and converts it to a full-wave rectified output signal.

The bridge circuit 10 also includes first and second balanced capacitors 16, 17, connected in series, across the thyristors 11, 12. The diagonal branch of the bridge 10 includes a power transformer generally desig¬ nated 20 (only the primary winding of which is diagram- matically illustrated in FIG. 1) and a current transformer (see 92 in FIG. 3) . The output of transformer 20 is coupled to a lamp load comprising gaseous discharge lamps, represented by the block 21.

The thyristors 11, 12 are gated by a signal coupled through a pulse transformer generally designated 23. The transformer 23 includes a primary winding 24 driven by the logic and^control circuitry of the system, and first and second secondary windings 25, 26 which are connected in circuit respectively with the gate leads of the thyristors 11, 12 in such a manner that current flowing through primary winding 24 in one polarity will cause thyristor 11 to conduct, and current flowing through the primary 24 in the opposite polarity will cause thyristor 12 to conduct.

A low voltage supply circuit 28 draws power from the output of the rectifier 13 for energizing the logic and control circuitry to be described presently. An energy- conservation feature of the low voltage supply circuit 28, particularly useful in conserving energy when the line voltage is 220 volts or higher, will be described in connection with the detailed description of the circuit schematic for the low voltage supply circuit.

- P

There are various signals which are generated in the power stage (FIG. 3) of the system including the following:

1. A signal denoted R is derived i the lamp load circuit 21 which is representative of the high frequency lamp current.

2. A signal derived on leads X-X represents the timing or phasing of thyristor current in the primary winding of power transformer 20.

3. A signal denoted Y is generated in the low voltage supply circuit 28; and it is representative of the voltage in the thyristor circuit.

4. A signal denoted V is generated at the output of the full wave rectifier bridge 13 and is used to indicate the presence or absence of primary power.

5. A signal denoted F is the voltage across resistor 14 , and it is representative of the instantaneous value of the high frequency inverter current passing through the thyristor (and through both thyristors in the event of a short-circuit fault) .

Turning now to the logic and control portion of the circuitry, a commutation timing and pulse shaping circuit shown within block 30 receives timing information on a clock input C from a zero crossover detection circuit 31, the input signal to which is a signal designated X-X, described above, and representing the phasing of the inverter current. At each zero crossover of thyristor current (whether the current is crossing over from a positive to a negative polarity or from a negative to a positive polarity) , the zero crossover detection circuit 31 clocks the commutation timing and pulse shaping circuit 30 over a line designated 32 in FIG. 1.

The output signal of the commutation timing and pulse shaping circuit is a binary signal having complemen¬ tary polarities respectively on output lines 33 and 34 which are Q and Q outputs of the commutation timing and pulse shaping circuit.

The signal on line 33 is a pulse signal as indicated at 37, which is coupled to the inputs of two gate circuits 35, 36. The signal 37 is forced to a logic "0" at the beginning of each half cycle of the inverter frequency (i.e. at the time of a zero current crossing as determined by the zero crossover detector 31) . When the signal 37 is a "0" it inhibits gates 35, 36; and when it is a "1", it enables them. The duration or "width" of the pulse 37 is determined, under normal operating conditions, by the magnitude of the current flowing in the lamp load circuit, as defined by the signal R. The signal R which is generated in the lamp load circuit 21 is coupled to a lamp current sensor circuit 38, the output of which is coupled as an input signal to the commutation timing and pulse shaping circuit and, as will be explained more fully below, acts to lengthen the width of the pulse 37 as current values increase, and to shorten the width of that pulse as sensed current decreases. By increasing the width of pulse 37 the succeeding commutation time is delayed, and energy coupled to the power stage is reduced; and by decreasing its width, output power is increased. In this manner, the lamp current is regulated.

The gate circuits 35, 36 are enabled in alternate half cycles of inverter frequency by the complementary outputs of a steering flip flop 39 via lines 40, 41 respec¬ tively. The gates 35, 36 are also enabled by the output of an initialization circuit 42 received along a line 43. The signal input to the gates 35, 36 is a pulse 44A derived by the commutation timing and pulse shaping circuit 30 from the signal 37; and it is coupled to these gates via line 44.

The outputs of the gates 35, 36 are coupled respectively to the terminals of the primary 24 of the pulse transformer 23 by means of dual driver circuits 45, 46. If the gate 36 is enabled by the steering flip flop 39 , the output pulse 35 of the commutation timing and pulse shaping circuit 30 will be coupled to the transformer 23 to generate a signal to cause thyristor 12 to conduct.

-iu- Conversely, if the steering flip flop 39 enables gate 35, a signal will be generated to cause thyristor 11 to conduct. The steering flip flop 39 is clocked by a signal on the Q output (line 34) of the commutation timing and pulse shaping circuit 30. Hence, the output of the commutation timing circuit 30 is coupled at each zero crossover of the thyristor current to a different thyristor. When thyristor 11 con¬ ducts, thyristor 12 is non-conducting, and capacitor 16 discharges through thyristor 11 and the primary of power transformer 20 (from the positive to the negative terminal) . At this time capacitor 17 charges through the conducting thyristor. The capacitors 16 and 17 form a tuned circuit with the inductance of the transformer 20 so that the resulting current is sinusoidal in nature.

When the thyristor current next passes through zero, the zero crossover detecting circuit 31 triggers the commutation timing and pulse shaping circuit 30 again, and the pulse 37 is again generated on lines 33 and 34. As mentioned, a-"0" signal on line 33 inhibits the gates 35, 36; and the signal on ' line 34 toggles the steering flip flop 39 so that when the pulse 37 returns to its quiescent state and the pulse 44A is generated, the resulting signal from whichever of the gates 35, 36 is enabled at that time, is coupled to the corresponding driver 45, 46 to actuate it.

In the next succeeding cycle, the steering flip flop 39 is clocked to a complementary state; and the cur¬ rent through transformer 23 is reversed so that the other thyristor conducts, reversing the current through the power transformer 20. In this manner, oscillation is sus¬ tained in the inverter circuit. In this sense, the word "inverter " is used to mean that the full wave rectified signal generated by the circuit 13 (120 half-sinusoidal cusps per second) is converted to a much higher frequency signal, of the order of 20-25 KHz.

As one cusp of the full-wave rectified power signal reduces toward zero, the voltage will ultimately be insufficient to sustain commutation, and this will continue until the votlage again builds up during the next

cusp. During this inter-cusp period, a re-strike pulse generator 50 generates a periodic signal to a set input S of the commutation timing and pulse shaping circuit 30 to generate an output pulse because thyristor current is not flowing during this period, and there is no signal on the leads X-X. Hence, the commutation timing and pulse shaping circuit 30 is not clocked along the lead 32. The period of the re-strike signal is approximately twice the period of a normal oscillation cycle of the inverter. The Q output signal of the commutation timing and pulse shaping circuit 30 on line 34 is used to reset the re-strike pulse generator 50.. Thus, during normal inverter operation, there is no output signal from the re-strike pulse generator since it is reset before its period times out.

The signal designated Y which is representative of voltage in the inverter is coupled to a lamp voltage sensor circuit 51, the output of which is also fed to the input of the commutation timing and pulse generating cir¬ cuit 30 to extend the width of the pulse 37 and thereby delay turning the thyristors on as the magnitude of the sensed voltage increases. This reduces the voltage applied to the lamps during warm-up and extends lamp life. A refer¬ ence voltage generator 53 generates a reference signal for the lamp ' current sensor 38, the lamp over-voltage sensor circuit 51, and the fault protection circuits to be des¬ cribed presently. The reference signal is inhibited for a short period by the initialization circuit 42 during start-up, as will be further described below.

The fault protection circuits include a primary power loss sensor 52 which receives the signal V which is derived from the output of the full wave rectifier 13, and it generates an output signal coupled to a gate 54 if one or more cycles of primary power are lost. A lamp over- voltage detector 55 is responsive to a signal Y 1 represen¬ tative of excessive voltage build up in the resonant circuit. If this signal lasts a predetermined time and exceeds a reference signal, an output signal is generated to inhibit inverter operation. This protects against excess voltage

at the lamp socket, such as might otherwise occur if a lamp were removed or became defective.

A final fault detection circuit is indicated at 56, and it is a thyristor over-current detector " , which generates an output signal coupled to the gate 54 if the signal F exceeds a predetermined limit. The signal F is representative of the current flowing in thyristor 12; and the fault condition may occur, for example, if both thy¬ ristors are conducting at the same time or if the system is in a no load condition. The output of the detector 56 is also used to cause a thyristor 57 to conduct which will turn off both thyristors 11, 12. A fourth signal coupled to the gate 54 is received from the power on reset circuit 59, the output of which is also used to reset a Fault Count Circuit 60 via a line 61.

If any of the detectors 52, 55 or 56 senses its associated fault, it generates a signal; and that signal is coupled through gate 54 to the initialization circuit 42 to inhibit the inverter from operating and force the system to re-initialize. Similarly, when power is first turned on, the power on reset circuit 59 generates a similar signal coupled through the gate 54 to the initialization circuit 42. The output signal of the gate 54 is also coupled to the count input C of the fault count circuit 60. The fault count circuit 60, in the illustrated embodiment, includes a digital counter which latches at a predetermined count, but which contains an internal timing circuit to cause it to reset if that predetermined count is not reached in a preset time. Thus, if a predetermined number of faults is detected during the preset time, the fault count circuit 60 generates an output signal on line 62 to a gate 63. The count in the fault count circuit 60 is reset to zero at the end of a time delay defined by the power on reset circuit 59.

A second input to the gate 63 is received from the re-strike pulse generator 50 , but this signal is a pulse signal, not a voltage level. A third input signal of the gate 63 is received from the output of the initial¬ ization circuit 42.

During normal operation, when power is first turned on, an initial pulse of predetermined width is generated by the power on reset circuit 59. This signal resets the fault count circuit 60, and it also " transmits a pulse through gate 54 to reset the initialization circuit 42. The output of the initialization circuit 42 is a signal of predetermined time (approximately 0.5 sec.) and it performs the following functions:

(A) It inhibits the operation of gates 35 and 36, thereby inhibiting oscillation of the inverter.

(B) It inhibits the subsequent transmission of any signal through the gate 63 for the duration of the output signal so that the initialization circuit cannot be re-triggered during this period.

(C) It clamps the reference voltage of the lamp current sensor circuit 38 so that its output is low which will force the commutation timing and pulse shaping circuit 30 to generate a delay pulse 37 of maximum width and thus force the inverter to operate at minimum output power.

When the output signal of the initialization circuit returns to its quiescent state, the gates 35, 36 are enabled, and the reference voltage for the lamp current sensor circuit 38 is caused to ramp toward its normal value to permit the lamp filaments to heat up before normal opera¬ tion begins. If the predetermined number of faults mentioned above are counted in the fault count circuit 60, its output on line 62 latches the gate 63 in an inhibit state. This, in turn, causes the initialization circuit 42 to generate a constant inhibit signal to the gates 35 , 36 , thereby terminating oscillation of the inverter which cannot be re-started unless power is removed and the power on reset circuit 59 resets the fault count circuit 60. This might occur for intermittencies in primary power (detector 52) , lamp failure (detector 55) , or thyristor punch through (detector 56) . II. Detailed Circuit Description

Referring now to FIG. 3, the power stage for a two-lamp fluorescent system is illustrated. Referring first

to the upper left hand corner, the 60 Hz. line voltage is connected to lines LI and L2 respectively; and they couple input power to a conventional EMI filter enclosed within the dashed line 65. A ground line is connected as at 66. The output of the EMI filter 65 is fed to opposite diagonal nodes of the full wave rectifier circuit 13. The output voltage of the bridge 13 is connected to a capacitor 66, the other terminal of which is connected to the circuit common (hereinafter referred to as ground, although it is not a ground for the input line power) , and through a resis¬ tor 67 to generate the voltage signal V. The output of the rectifier bridge 13 is also connected by means of a line 68 to the low voltage supply 28 and by means of a line 69 to the inverter circuit including thyristors 11 and 12. Commu- tating diodes 70, 71 are connected respectively across the power thyristors 11, 12 in opposite polarity to limit any inverse voltage across the thyristors. A series resistance/ capacitance circuit is connected across each thyristor to limit the rate of change of voltage. Such circuits are known in the art, being commonly referred to as "snubber" circuits; and they are generally designated respectively 73 and 74 in FIG. 3. Inductances 75, 76 are placed in series with the thyristors 11, 12, to limit the rate of change of current through them and their associated commu- tating diodes.

Turning now to the circuitry associated with the previously described thyristor 57, a diode 75 is connected from the output of the rectifier bridge 13 via resistor 76 to the anode of thyristor 57, the cathode of which is grounded. A capacitor 77 is connected between the anode of thyristor 57 and the junction between the power thy¬ ristors 11, 12; and a resistor 78 is connected from that junction to ground.

As previously mentioned, the function of thy¬ ristor 57 is to σommutate the main power thyristors 11, 12 in the event that the thyristor over-current detector 56 detects a fault as represented by the signal F. In this case, a signal is generated along lead 58 to cause thyristor

57 to conduct. Prior to that time, a charge will have built up on capacitor 77 through diode 75 and resistor 76 in the polarity illustrated. The fault detected is a large current flowing in the thyristor circuit (e.g. the circuit is unloaded or a thyristor becomes shorted) .. When the thy¬ ristor 57 conducts, the positive terminal of capacitor 77 is grounded, thereby placing a negative voltage on the junction between the power thyristors 11, 12. The voltage on capa¬ citor 77 opposes the current flowing through inductor 76; and that current will eventually reduce to zero, at which time thyristor 12 is commutated to a non-conducting state. At that time, current still flows through induc¬ tance 75 and power thyristor 11 to begin charging capacitor 77 in the opposite polarity. Further, since the inverter is still in an oscillating state, the voltage across inductance 75 and thyristor 11 will reverse polarity, and when it reaches its negative peak, the current flowing through thyristor 11 and capacitor 77 will reduce to zero. During the next half cycle of inverter oscillation, the charge on capacitor 77 will be of a polarity inverted from that illustrated and cause current to flow through the commu- tating diode 70, while the current in the thyristor 11 remains at zero. This will commutate the thyristor 11. In order to prevent excessive currents in the lamp circuit 21, it is desirable, in case of fluorescent lamps, to employ a power- source of relatively high output impedance. This is achieved in the illustrated embodiment by using a power transformer 20 which has a high leakage flux around the secondary by means of a shunt, diagram- matically illustrated at 80. The primary 81 of power transformer 20 is connected between the diagonal nodes of the inverter bridge comprised of the power thyristors 11, 12 and the balanced capacitors 16, 17 described previously. The shunt secondary of power transformer 20 includes heater windings 82-84 which are connected, as illustrated, to the heater windings of two fluorescent lamps 85, 86. A secondary winding 88 is connected across the series circuit comprising the lamps 85, 86; and a resistor 89 is connected in this

circuit for generating the previously described signal R which is a voltage signal fed to the lamp current sensor circuit 38 of FIG. 1 representative of the current flowing in the lamps 85, 86. A winding 91, which is s primary winding of a transformer 92 , is connected in series with the primary 81 of the power transformer 20 in order to generate the previously described signal on the lines XX on its secondary 93, which signal is coupled to the zero cross¬ over detector 31 of FIG. 1.

Turning now to the low voltage supply circuit 28, the transformer 20 also includes a closely-coupled secondary winding 95, the terminals of which are connected to a second rectifying bridge circuit 96. One of the output terminals of the bridge circuit 96 is grounded, and the previously described voltage signal Y which is coupled to the lamp voltage sensor circuit 51, is derived from the other output terminal of bridge circuit 96. This terminal is also connected through a diode 99 and resistor to a filter capacitor 100, across which is connected a resistor 101 and a Zener diode 102. The signal Y 1 fed to the fault detector 55 may be derived from the capacitor 100. A second capa¬ citor 103 is connected across the Zener diode 102; and the common junction designated 104 forms the output terminal for the low voltage supply, denoted V_ c

The output rectified voltage of the. main bridge • circuit 13 is fed through a resistor 105' and a thyristor 106 to the junction 104. ' The gate lead of thyristor 106 is connected to a Zener diode 107, the other terminal of which is grounded; and a resistor 108 provides bias voltage to the Zener 107 and gate of thyristor 106.

When the system is first turned on, the inverter is inhibited from operating by action of the initialization circuit 47, described in connection with FIG. 1. Thus, there is no signal during this period from the secondary winding 95 to the bridge circuit 96. The thyristor 106 will conduct because the Zener 107 will conduct at 12 v. Thus, a charge will build up on capacitors 103 and 100.

This will permit the DC supply voltage to build up to approximatley eleven volts very quickly to supply power for the logic circuitry. When the inverter begins to oscillate, after the gates 35, 36 of FIG. 1 become enabled, power will be coupled through the secondary 95 of the power transformer 20 and the bridge circuit 96 to generate a DC supply voltage at the junction 104 (determined by the break¬ down voltage of Zener diode 102) which is approximately equal to or slightly higher than the gate voltage for thy¬ ristor 106. Hence, the thyristor 106 will become non¬ conducting and the low voltage supply will be generated by the bridge 96. This circuitry reduces power consumption in the dropping resistor 105, while permitting the generation of a low voltage supply when the system is switched on. A diode 109 is connected as shown between the outputs of the low voltage supply bridge 96 and the main power bridge 13. During the inter-cusp period, the output of bridge 13 reduces to a point where the lamps will not conduct,, but the inverter remains oscillating due to the transfer of power via diode 109.

Turning now to FIG. 2, and particularly to the upper left hand portion, the zero crossover detection cir¬ cuit 31 will now be described in more detail. As already indicated, a signal is received from the secondary 93 of the transformer 92 along the leads XX. This voltage signal is clipped by means of diodes 1-10, 111 and fed to the inputs of a comparator circuit 112. The output of the comparator 112 is fed through an inverting Schmitt trigger circuit 113 to an exclusive "OR" logic gate 115. One of the inputs of the exclusive OR circuit 115 contains a "proportioning" circuit including a resistor 116 and capacitor 117. The output of the exclusive OR gate 115 is connected to one input of a gate 119. Unless otherwise indicated, a "gate as used herein is a NAND gate. The other input of the gate

119 is received from a pulse shaping circuit (to be des¬ cribed) connected to the Q output of a "D-type" flip flop

120 which is part of the commutation timing and pulse shaping circuit 30. The output of the gate 119 is fed to the clock

-x8- input C of the flip flop 120.

The D input of flip flop 120 is connected to the Q output of the same flip flop by means of a diode 123 in the polarity shown and a resistor 124. A capacitor 125 is connected between the D output of flip flop 120 and ground. As will be described more fully below, it is this cir¬ cuitry which determines the width of the output pulse that causes the thyristors to conduct. The output of this pulse shaping circuit is also connected to an input of gate 119.

The Q output of flip flop 120 is connected to the clock input of steering flip flop 39, as discussed; and is also connected ' by means of a resistor 128 and a diode 129 to a junction 130 which is directly connected to its own reset input.

A capacitor 132 is connected between the junction 130 and ground; and a resistor 133 is connected between the low voltage supply and the junction 130. A diode 135 and a resistor 136 are connected between a junction 138 and the junction 130; and a resistor 139 is connected between the low voltage power supply and the junction 138.

The lamp current sensor circuit 38 includes a linear differential amplifier 140 * having its positive input terminal connected to a reference voltage derived from the reference voltage generator 53, and including a capacitor 141 connected to ground. The negative input terminal of the amplifier 140 is connected through a bias network to the previously described signal R derived from the resistor 89 in the lamp circuit. The output of the amplifier 140 is connected by means of a diode 144 to the junction 138.

The lamp voltage sensor circuit 51 includes a similar differential amplifier 146 having its positive input terminal connected directly to the reference voltage and its negative input terminal connected through a bias network to the previously described signal Y. The output of the ampli¬ fier 146 is connected by means of a diode 147 to the jun¬ ction 138.

-L9- The reference voltage generator 53 includes a dropping resistor 148 directly connected to the low voltage power supply, V _ and is derived across a Zener diode 150. The reference at the positive input of amplifier 140 in¬ cludes a fixed resistor 151 and a potentiometer 152, the junction between which is directly connected by means of a diode 152 to the output of a counter circuit 155 forming the principal element of the previously described initial¬ ization circuit 42.

With reference to the timing diagram of FIG. 4, the operation of the circuitry of FIG. 2 thus far described, will be explained. The signal on lines XX representative of thyristor current is shown in idealized form on line LI of FIG. 4. That signal is coupled to the zero crossover detection circuit 31 which clips it by means of diodes 110, 111 and squares it in comparator 112 and Schmitt trigger 113. The resulting signal, seen again in idealized form on line L2, is a square wave which is synchronized with the thyristor current. That signal is amplified and transmitted to the Exclusive OR gate 115. For each change of state of the output signal of the inverter 113 ' , one input of Exclu¬ sive OR gate 115 responds immediately, but the other input receives a signal which is delayed slightly by the propor¬ tioning circuit comprising resistor 116 and capacitor 117. Thus, for a short time, determined by the time constant of the resistor and capacitor, the inputs of the Exclusive OR gate 115 are in different logic states, and an output pulse is generated as seen on line L3 of FIG. 4. This signal is coupled to gate 119.

The gate 119 is enabled by the Q output of flip flop 112 fed through the pulse shaping circuit, indicating that the flip flop 20 is in its normal or quiescent state. When this is so, the pulse from the gate 115 is fed through gate 119 to clock flip flop 120, the Q output of which is seen on line L5 of FIG. 4. Thus, the flip flop 120 is clocked every time the thyristor current crosses zero. In other words, the flip flop 120 is clocked twice for each

OMPI

- υ- complete cycle of inverter oscillation (compare lines Ll and L5) .

Under normal operation, the Q output of flip flop 120 is a logic "Q" (that is, relatively low vσltage or ground level) . In this state, the junction 130 is held at a "0" by diode 129. When flip flop 120 is clocked, its Q output becomes a logic "1". This signal clocks the steering flip flop 39 and also removes the clamp from capacitor 132 by reverse biasing diode 129. Thus, capacitor 132 begins to charge towards a level c . The amount of time that it takes " for the junction 130 to charge to a potential that will reset flip flop 120 depends not only on the values of resistor 133 and capacitor 132, but also on the values of resistors 139 and 136, and the potential at junction 138. The signal at junction 138 is the output of amplifiers 140, 146 coupled through diodes 144, 147 respectively, which diodes act as an OR gate.

If the current flowing in the lamps is relatively high Cin relation to a nominal or design value) , then the signal R will also be relatively great, thereby causing the output of amplifier 140 to decrease. This will cause the voltage at junction 138, coupled through diode 144, to decrease and thereby increase the charge time of capa¬ citor 132 by reducing its charging current. Since it is the voltage on capacitor 132 that resets flip flop 120, the longer it takes to charge the capacitor 132, the longer will be the delay (or "commutation time") between a zero crossing detection and the gating or commutation of the thyristor which has been selected by the steering flip flop 39. To summarize, the greater the lamp current, the longer will be the delay time for resetting flip flop 120. A longer delay time reduces lamp current in the next half cycle of inverter oscillation. The signal at junction 130 is seen in an idealized form on line L4 of FIG. 4. When it reaches sufficient magnitude to reset the flip flop 120, the Q output of that flip flop (line L5) goes positive. From the foregoing, it will be appreciated that the timing of the resetting of flip flop 120 varies within a range having a

-**. _- minimum time (corresponding to a low value of sensed lamp current) which is determined by the values of resistors 139 and 136 as well as resistor 133 and capacitor 132, to a maximum time which is determined by the value of resis¬ tor 133 and capacitor 132 alone. This range is diagram- matically illustrated by the arrow 153 in line L5 of FIG. 4. The minimum time of this range is greater than the turn off time of the thyristors so that they can be commutated off before a new cycle begins.. When the flip flop 120 is reset by the charging of capacitor 132, the signal on the Q output (line L5 of FIG. 4) returns to logic "1". This signal is fed to the gates 35, 36 as an enable signal. This causes the output of gate 36 to go to "0" assuming flip flop 39 has a "1" on its Q output, as seen on line L9 of FIG. 4. This same signal also causes capacitor 125 to begin to charge through resistor 124 as shown at 154 on line L6 of FIG. 4. When the voltage on capacitor 125 is sufficient to change the state of the Schmitt trigger circuit 122, its output goes to "0", as seen at 154A on line L7 of FIG. 4. Thus, the width of the output signal is determined by the values of the resistor 124 and capacitor 125 , which are selected so that the output signal has a nominal width of four microseconds, sufficient to gate the thyristors on. The gates 35 , 36 are enabled in ' alternate half cycles of the inverter current (line LI) by the output of the steering flip flop 39, the Q output of which is seen on line L8- of FIG. 4. It will be observed that in the next succeeding half cycle of inverter current, an actuating pulse is trans¬ mitted through gate 35 , the output of which is seen on line L10 of FIG. 4.

When the flip flop 120 is reset, the Q output goes to logic zero, thereby clamping capacitor 132 again. The function of gate 119 is to prevent successive triggers from clocking flip flop 120, and thereby reduce the sensitivity of the system to spurious signals or noise. Thus, the out¬ put signals of the gates 35, 36 are each normally a logic "1". When all of the inputs to one of these gates become a logic "1", the output goes to a logic "0". This signal

OMPI_ .

is coupled to the dual drivers 45, 46 to generate the thyristor gating signal. For example, when the output of gate 35 goes to "0", it is fed through an inverter 161 to cause a transistor 161A to conduct, thereby coupling the positive voltage of supply V DC to line 158. Since the output of gate 36 is a "1" at this time, the line 159 is coupled to the circuit common through a conducting- transistor 162. Similarly when the output of gate 36 goes to "0", the polarity of the signal on lines 158, 159 is reversed by inverter 165 and transistor 163A while lead ^ 158 is connected to common by transistor 164.

A similar regulating effect on thyristor current is obtained from the amplifier 146 which comprises the principal element of the lamp voltage sensor circuit 51. This circuit is not essential to circuit operation since its function is somewhat duplicated by the detector 55, as persons skilled in the art will appreciate.

The negative input to the amplifier 146 is re¬ ceived through a biasing network as the signal Y which is derived frc the output of the rectifier bridge 96 which is directly connected to the secondary winding 95 of the power transformer 20, as seen in FIG. 3. The diodes 144, 147 isolate the outputs of differential amplifiers 140, 146 from the junction 138. The circuitry just described permits whichever signal is lower from the amplifiers 140, 146 to have an effect on the charge time of capacitor 132. In normal operation, it is the output of the lamp current sensor circuit 38 which defines the charge time of capa¬ citor 132, and thus the commutation time of the thyristors.

Turning now to the re-strike pulse generator 50, it includes a conventional oscillator circuit generally designated 170 and including inverters 171, 172 and a feed¬ back or delay circuit generally designated 173 in a conven¬ tional arrangement. The output of the oscillator is fed to the clock input of a digital counter circuit 175. In the illustrated embodiment, the counter 175 is a four-bit counter; and it is used as a resettable timer. That is, it generates an output signal when it has counted a

predetermined number of pulses from the oscillator. The Q-4 output is directly connected to the set input of the flip flop 120, as well as to one input of gate 63.

The frequency of the oscillator 120 is set to be approximately twice the frequency of oscillation of the inverter. Hence, the counter 175 will be reset by the output of flip-flop 120 before it counts enough pulses from the oscillator 170 to generate an output, provided the inverter is oscillating. When the inverter stops oscil¬ lating, however, as during the inter-cusp period, the counter 175 will generate an output signal causing flip flop 120 to set, in an effort to re-start oscillation. The function of the circuitry just described including the oscillator 170 and counter 175 could equally well be per¬ formed by an astable analog timer generating an output pulse having a duration longer than the period of inverter oscillation, and capable of being reset.

As indicated, the output of the counter 175 is coupled through gate 63 (assuming it is enabled) , to the input of counter 155. The output of counter 155 is selec¬ ted so as to generate an output signal in approximately 0.36 seconds. Briefly, the counter 155 and associated circuitry operate as follows. During start up, the counter 155 is reset so that all of its outputs are "0". A "0" on the Q12 output of counter 155 inhibits the gates 35, 36 (and therefore prevents inverter oscillation) , and it also clamps capacitor 141 to ground via diode 153. This prevents the capacitor 141 from charging and this causes amplifier 140 to have a "0" output. The signal from the Q12 output of counter 155 is also coupled through inverter 177 to gate 63 to inhibit that gate after the initialization period. After a predetermined number of such pulses have been coun¬ ted (enough to insure the 0.36 sec. delay) , the Q12 output of counter 155 becomes a "1"; and the gates 35, 36 are enabled. The same signal unclamps capacitor 141 and permits it to ramp up to the designed reference voltage at which time current sensor 38 is permitted to function normally.

During the ramp period, power is supplied to the lamp heater filaments, but lamp current builds up more slowly. This reduces the undesirable effects of a "cold" start.

Turning now to the circuitry associated with gate 54, and particularly the fault detection circuitry, it will be observed that all of the inputs to gate 54 are normally at logic "1" levels. If any one of these inputs goes to a logic "0", the output of gate 54 goes to a "1"; and this signal resets counter 155. This action, in turn, causes the Q12 output of counter 155 to go to "0", thereby instituting a new initialization cycle by inhibit¬ ing gates 35, 36 and clamping capacitor 141 of the lamp current sensor circuit 38. This continues for the full delay time of the initialization circuit 42.

One of the inputs to gate 54 is received from the power on reset circuit 59 which includes a resistor 180 and capacitor 181 connected in circuit as illustrated and energized by the low voltage power supply. When the system is first turned on, the capacitor.181 charges through resistor 180, and before it fully charges, it will have caused the output of gate 54 to generate a "1" logic signal.

Another input to gate 54 is received from a com¬ parator circuit 185 which forms a principal element of the thyristor over-voltage detector 55. It will also be appre¬ ciated that the output signal of the primary power loss detector 52 is conjunctively joined with the over-voltage . detector such that if either condition is sensed, the output of comparator 185 will become a logic "0", and cause an initialization cycle to commence.

To explain the ' operation of the power loss detector 52 , the output signal of the bridge rectifier 13 is coupled through the resistor 67 of FIG. 3 to provide the voltage designated V. This signal, as already indicated, is a series of positive cusps at a frequency twice the frequency of the line voltage. It has a value larger than that of the DC supply during most of its cycle. Hence, the signal V, which is coupled directly to the negative

input of a comparator circuit 187, the positive input of which is the reference voltage R _, will, under normal conditions, cause the comparator 187 to generate a "0" at its output. A capacitor 188 connected to the negative input terminal of the comparator 187 acts to filter out voltage spikes, and a diode 189 acts to limit the magnitude of the applied voltage. If one or more cycles of line power are lost, the output of the comparator 187 goes to a "1", thereby permitting a capacitor 190 to charge through a resistor 191. It will be recalled that sufficient charge is stored in capacitor 100 of the low voltage power supply 28 that the logic circuit supply voltage is not lost with the loss of only a few cycles of AC line voltage. Thus, a logic "1" signal is coupled through a diode 192 to the negative input of comparator 185, causing its output to change from a normal "1" to a "0". This signal, in turn, causes the gate 54 to generate a signal to reset the counter 1-55 as already described.

A similar result is achieved if the voltage signal Y' , which it will be recalled is representative of lamp voltage, exceeds the reference voltage of comparator 185. The signal Y is coupled through a delay circuit comprising a divider 193 and a capacitor 194. If a lamp over-voltage condition persists for a predetermined time defined by the charge time constant of capacitor 194, comparator 185 will change states.

It will thus be apparent that the difference between the lamp voltage sensor circuit 51 and the lamp over-voltage detector 55 is that the former is responsive to an instantaneous voltage to reduce power delivered by the inverter during cold starts whereas the latter samples the lamp voltage and if an excess condition persists for a predetermined time, it forces the system to stop oscil¬ lation and to start a new initialization cycle in contem¬ plation that the fault will have abated. The primary functions of the detector 55 are to shut off the inverter when a lamp has been removed from its socket, to sense

excessive starting voltages on lamps that have reached end of life, and to make the circuit safer by removing ex¬ cessive voltages at the lamp socket.

The third input of gate 54 is received" from a- comparator circuit 195, having its positive 'input connected to the reference voltage and its negative input being the previously described signal F which is representative of thyristor current. If thyristor current exceeds a pre¬ determined threshold, as determined by the value of the components of a bias network 198, the comparator 195 will have its output signal changed to a "0", and thereby cause gate 54 to institute an initialization cycle. The output signal of comparator 195 is also coupled through an inverter 196 to lead 58 to cause previously described thyristor 57 to conduct, thereby commutating the main power thyristors 11 and 12 as described above.

Turning now to the fault count circuit 60, it includes a counter circuit 200 which is clocked by the output of the gate 54 each time a fault is detected in the fault detection circuitry. The counter 200 ' preferably is a latching counter (that is, it does not re-cycle when it reaches the selected count) . The counter is, however, reset in a predetermined period, such as 0.5 min. If a pre¬ determined number of faults (such as eight) is detected within the preset period (0.5 min.) , then the output of counter 200 is coupled through an inverter 201 to disable gate 63. This has the effect of preventing further initial¬ ization cycles until power is removed.

The preset period for resetting the counter 200 is generated by a pulse generator or timer circuit 205, the output of which is fed through a gate 206 and a gate 207 to reset the counter 200. A second input of the gate 206 is received from the output of inverter 201. Hence, if the predetermined fault count is reached, the gate 206 is inhibited so that the counter 200 cannot be reset. A second input of the gate 207 is received from the power on reset circuit 59. This gate is inhibited until the low voltage

supply has reached a quiescent state. This has the effect of reducing fault counts during initial start up.

Turning now to FIGS. 5 and 6, lamp load circuits are illustrated for a three lamp load and a four lamp load respectively. The lamps illustrated are fluorescent lamps.

In FIG. 5, the lamps are designated LLl, LL2 and LL3; and they are connected in series, with the filaments of adjacent ends connected in parallel. The power trans¬ former is generally designated by reference numeral 20A, and again includes a primary 81 and a secondary 95, similar to those which have already been described.

In addition, the transformer 20A includes four filament windings 220, 221, 222 and 223 connected as illus¬ trated. The signal R, representative of lamp current is generated by sensing the current through a resistor 224 which is connected in series with a secondary winding 225 which supplies power to the lamps.

A first starter capacitor 226 is connected across lamp LLl; and a second starter capacitor 227 is connected across both lamps LLl and LL2.

In starting the lamps in the circuit of FIG. 5, as voltage builds up across the secondary winding 225, capacitor 226 shorts out lamp LLl, in effect; and capacitor 227 provides a low impedance across both lamps LLl and LL2. Thus, substantially all of the voltage developed across the secondary 225 is applied to lamp LL3; and it will conduct first. When it conducts, voltage builds up across lamp LL2 until it conducts; and finally, lamp LLl conducts.

Referring now to FIG. 6 , the four lamps are designated respectively LLl, LL2, LL3 and LL4. Lamps LLl and LL2 are connected in series with a resistor 230, across which the signal R is generated; and lamps LL3 and LL4 are similarly connected in series with a resistor 231.

The power transformer is generally designated 20B and it is similar to previously described power trans¬ formers in structure, but two additional filament windings have been added, as illustrated.

The power secondary 234 has one terminal connected to ground and the other terminal connected to the center tap of an interphase transformer generally designated 235. The function of the interphase transformer 235" is to balance the currents in the two lamp circuits. If one of the series lamp circuits breaks down first, the increase in current flowing in the corresponding portion of the trans¬ former 35 will increase the voltage in the other portion of the transformer, thereby increasing the voltage across the series lamps which have not broken down. Further, a start¬ ing capacitor 238 is connected across lamp LL3 so that lamp LL4 will conduct first; and a similar capacitor 239 is connected across lamp LLl.

Shown in FIG. 7 in schematic diagram form is a preferred embodiment of the power stage of the present invention as shown in FIG. 3 which has been modified to provide for the ringing of a resonant circuit which causes the commutation of the power thyristors to the OFF, or non¬ conducting, state following detection of a fault in the system. In FIG. 7, those elements previously-described in the earlier discussed embodiment of the power stage of the system with reference to FIG. 3 are identified by the same reference characters. Additional discussion is not provided for those elements which function and operate the same as previously described. Thus, the following description is primarily concerned with the operation of the resonant circuit in effecting power thyristor commu¬ tation and inverter turn-off following fault detection.

Referring to FIG. 7, a preferred embodiment of a high frequency inverter fault protection system 250 for use in a solid state ballast is shown. A 60 Hz line voltage is connected to lines LI and L2 respectively with the input terminal coupled to neutral ground potential. The input power is then provided to a conventional EMI filter 252 which is comprised of resistor 254 and capacitor 256 coupled across input lines Ll and L2. The output of the EMI filter 252 is fed to opposite diagonal nodes of the

OMP

full-wave rectifier bridge circuit 13. The output voltage of the rectifier bridge circuit 13 is connected to induc¬ tance 258. The opposite diagonal node of the full-wave rectifier circuit 13 is coupled to the circuit common (hereinafter referred to as ground, although it is not necessarily a ground for the input line) . The junction of inductance 258 and the output of rectifier circuit 13 is coupled by means of a diode 260 and line 262 to a low voltage power supply 28. The other terminal of inductance 258 is coupled by means of line 268 to an inverter circuit generally designated 15 and logic ground potential by means of line 264 to which a capacitor 266 is coupled.

The inverter circuit 15 includes a pair of power thyristors 11, 12 and capacitors 270, 272 connected in a bridge circuit configuration 10. Output power is dervied from transformer 20 connected in the diagonal branch of the bridge circuit 10.

Commutating diodes 70 , 71 are connected respec¬ tively across the power thyristors 11, 12 in opposite polarity to limit inverse voltage across the thyristors. Series resistance/capacitance circuits 73, 74 ' are respec¬ tively connected across thyristors 11, 12 and commutating diodes 70, 71 to limit the 'rate of change of voltage. Such circuits are known in the art, being commonly referred to as "snubber" circuits. Inductances 75, 76 are placed in series with the thyristors 11,.12 to limit the rate of change of current through them and their associated commu¬ tating diodes.

The thyristors 11, 12 are gated by a signal coupled through a pulse transformer generally designated 23 as pre¬ viously described. The transformer 23 includes a primary winding 24 energized by the logic and control circuitry of the system generally included within the block 274, and first and second secondary windings 25, 26 which are con¬ nected in the circuit respectively with the gate leads of thyristors 11, 12 in such a manner that current flowing through primary winding 24 in one polarity will cause

thyristor 11 to conduct, and current flowing through primary winding 24 in the opposite polarity will cause thyristor 12 to conduct. The low voltage supply circuit 28 draws power from the output of the bridge circuit 13 for energizing the logic and control circuit 274. Logic and control circuitry 274 includes the fault detection and sensing circuitry, signal timing and pulse shaping circuitry, and signal steering, gating and driver circuitry previously described with respect to FIG. 1.

Gated pulses from the logic and control circuit 274 are sequentially provided via lines 158 and 159 to theprimary winding 24 of transformer 23. These pulsed inputs cause current to pass through primary winding 24 in alterna¬ ting directions resulting in pulsed gate signals being provided sequentially to secondary windings 25, 26. These gated signals, in turn, cause thyristors 11, 12 to conduct in sequence. The output from logic and control circuit 274 to primary winding 24 is coupled following a delay after each zero cross-over of the thyristor current to a different thyristor. This delay is variable in length, but always is greater than the turn-off time of the thyristors so that they can be commutated off before a new cycle begins. Thus, the operation of bridge circuit 10- is in general the same as that previously described with respect to the circuit shown in FIG. 3.

In the preferred embodiment of the present inven¬ tion, the oscillating output of the inverter circuit 15 is provided to the primary winding 81 of power transformer 20 which possesses a relatively high output impedance for load current limiting purposes. In the present invention it is not essential that the output of inverter circuit 15 be provided to a power transformer as the output therefrom could be provided directly to the load device. The primary winding 81 of power transformer 20 is connected between the diagonal nodes of the bridge circuit 10 comprised of power thyristors 11, 12 and balanced capacitors 30, 31 described previously. Power transformer 20 includes a plurality of secondary windings. Several secondary windings such as

276, 278 provide the high frequency AC output to the load (or loads) . In addition, a third secondary winding 95 energizes the low voltage power supply 28 which, in turn, energizes the logic and control circuit 274. ~ "

A winding 91, which is a primary winding of trans¬ former 92, is connected in series with the primary 81 of the power transformer 20 in order to generate the timing and phase signals on the lines XX coupled to its secondary 93. The signal provided to lines XX is coupled to the logic and control circuit 274 for detecting the zero cross-over of the thyristor currents. Capacitor 280 couples the primary winding 91 of transformer 92 to the junction of inductance 76 and grounded resistor 14. A signal denoted F is the voltage across resistor 14 picked off at the junction of inductance 76 and resistor 14 which is representative of the instantaneous value of the high frequency inverter current passing through a thyristor (and through both thyristors in the event of a short-circuit fault) . The inverter current sensing signal F is then provided to logic and control circuit 274 which, in the case of thyristor over-current, removes the pulsed drive signals from trans¬ former 23 thus turning off thyristors 11, 12. By coupling the primary winding 91 of transformer 92 to the junction of inductance 76 and resistor 14 by means of capacitor 280, the circulating current flowing in resistor 14 is kept to a minimum. This 'reduces the power dissipation across resistor 14 making the high frequency inverter fault pro¬ tection system 250 of the present invention more energy- efficient.

The low voltage supply circuit 28 draws power from the output of rectifier bridge 13 on line 264 for energizing the logic and control circuitry 274 prior to the oscillation of the inverter. Once inverter oscillation is initiated, the low voltage power supply 28 is energized by the alter¬ nating output of secondary coil 95 of power transformer 20 which is rectified in the low voltage power supply 28 for logic and " control circuit operation during inverter oscil¬ lation. The purpose of first coupling the output of

rectifier circuit 13 and then the output of secondary winding 95 of power transformer: 20 to the low voltage power supply 28 is to reduce the power consumption therein, while permitting the generation of a low voltage supply when the system is switched on.

An output of the low voltage supply 28 is coupled to the junction of rectifier bridge circuit 13 and induc¬ tance 258 by line 262. During the inter-cusp period of the full-wave rectified output of rectifier circuit 13, the output of inverter circuit 15 reduces to a point where the load driven by power transformer 20 may not conduct. By thus providing an input from low voltage power supply 28, the amplitude of the signal provided to inverter circuit 15 is sufficient during the entire rectified full-wave cycle to maintain inverter oscillation due to the transfer of power via diode 260. The present invention is not limited to the aforementioned method of maintaining inverter oscil¬ lation during the entire rectified full-wave cycle. How¬ ever, the approach described herein provides for the generation of a low voltage while improving the power factor of the system.

A resonant circuit is coupled across the inverter circuit 15 which rings in an oscillating state so as to sequentially commutate thyristors 11 and 12 to the OFF, or non-conducting, state. Thus, this embodiment of the inven¬ tion does not require the storing of energy and the timed release of this energy upon fault detection for thyristor commutation, but rather taJes advantage of the inherent characteristics of a resonant circuit coupled across the inverter circuit 15 for directing the energy stored therein to effect thyristor commutation in the event of inverter fault detection and the removal of the pulsed gate signals from power thyristors 11, 12.

Thyristor over-current due to either thyristor shorting, both thyristors conducting or the circuit being unloaded is detected as an over-voltage across resistor 14 whereupon a fault signal F is provided to the logic and con¬ trol circuitry 274 for removing the drive pulses from

transformer 23. With gate pulses no longer provided to thyristors 11, 12 by transformer 23, capacitor 266 will be charged by the rectified output of bridge circuit 13. The charge level across capacitor 266 is a function of the point in the charge-discharge cycle of capacitor 266 at which the fault occurs.

In a fault condition thyristors 11, 12 are con¬ ducting with an inverter fault signal F provided to the logic and control circuit 274. Capacitor 266 in combina¬ tion with inductances 75 and 76 form a resonant circuit. With thyristors 11, 12 conducting, capacitor 266 discharges into thyristors 11, 12 until the energy stored in capa¬ citor 266 is transferred to inductances 75, 76. At this point in time, the current in the resonant circuit reverses and the energy stored in inductances 75 , 76 is then trans¬ ferred back to and stored in capacitor 266. During the recharging of capacitor 266, current flows from the grounded terminal of capacitor 266 through the commu¬ tating diodes 70, 71 of bridge circuit 10 and back into the positive terminal of capacitor 266. This reverse current causes a negative voltage to be developed across thyristors 11, 12 from anode to cathode. During the appli¬ cation of this voltage reversal across thyristors 11, 12, the stored carriers at the junctions in each thyristor are rapidly removed by internal recombination and by the sweeping effect of the reverse current. When this has occurred, thyristors 11, 12 revert to a blocking condition in which only a low leakage current flows.

The flow of current through power thyristors 11, 12 following gated drive pulse removal therefrom is illus¬ trated in FIG. 8. Shown is the current at point "A" in the high frequency inverter fault protection system 250. Following the removal of gated drive pulses from thyristors 11, 12 upon the detection of a fault therein, a large for¬ ward current is provided through the power thyristors by the discharge of capacitor 266 during the time interval T, . When the energy stored in capacitor 266 has been transferred

-gϋRE

to inductances 75, 76, the current through the bridge circuit 10 will be reversed and flow from the grounded terminal of capacitor 266 through diodes 70, 71 and back into the positive terminal of capacitor 266. -This occurs during the time interval T-« During 2 the stored charge in thyristors 11, 12 is swept out causing the commutation of the power thyristors to the OFF, or non-conducting, state. Following T_ , the subsequent discharge of capacitor 266 will transfer energy to inductance 75 during T, with thyristors 11, 12 remaining OFF. The resonant circuit com¬ prised of capacitor 266 and inductances 75, 76 and coupled across the bridge circuit 10 rings in a natural oscillating state to effect the commutation of the power thyristors. The present invention thus provides for the automatic turn-off of a high frequency inverter circuit following fault detection which circuit can then be subsequently automatically activated following a pre-determined time period, or the occurrence of some other designated event, by merely re-initiating the pulsed drive inputs to power thyristors 11, 12 doing away with the need to manually re-set the inverter following a fault-initiated shutdown. The recharging of capacitor 266 by means of the reverse current through bridge circuit 10 is made possible by inductance 258 which couples the output of bridge circuit 13 to capacitor 266 to discharge and be re-charged through bridge circuit 13,. inductance 258 must isolate the resonant circuit of capacitor 266 and inductances 75, 76 such that large currents from the line source are not provided to capacitor 266 during the discharge and recharging of capa¬ citor 266 through inductances 75, 76. In order for induc¬ tance 258 to provide proper isolation between the line source and the power thyristors during the fault commutation cycle previously described, the inductance value of inductor 258 must be large relative to the sum of the inductances of inductors 75 and 76. This enables the ringing effect of the fault commutation current shown in FIG. 8, and as des¬ cribed, while the current in inductor 258 remains substan¬ tially constant. Secondly, the design of inductor 258 and

* __) _£•

its core must be such that it will not saturate during the ringing of the fault commutation current. This may be specified by the volt-seconds rating of inductor 258. If the inductor 258 does saturate, it would permit high current to flow from the line voltage source'through the shorted thyristors and prevent their commutation. Thus, inductance 32 must be sufficiently large so as to isolate capacitor 266 from the line voltage source in permitting it to charge and discharge by means of bridge circuit 10 and inductances 75 , 76 on each side thereof during a ault condition.

Another way to look at the thyristor commutation circuit following the removal of drive pulses from thy¬ ristors 11, 12 is to consider two coupled resonant circuits. The first resonant circuit is comprised of capacitor 266 and inductance 258. The second resonant circuit is com¬ prised of capacitor 266 and inductances 75, 76. In order for capacitor 266 to charge and discharge through bridge circuit 10, the resonant frequency of capacitor 266 and inductance 258 must be much lower than the resonant fre¬ quency of capacitor 266 and inductances 75, 76 in circuit. In this situation, the rate of change of current in the first resonant circuit will be inversely proportional to the value of inductance 258. Thus, it can be seen that by selecting the value of inductance 258 to be sufficiently large relative to inductances 75, 76 and by insuring that inductance 258 will not saturate during the shorter ringing period of fault correction, the commutation of thyristors 11, 12 is ensured by the higher frequency ringing of the second resonant circuit comprised of capacitor 266 and inductances 75, 76.

Other configurations of power transformers and lamp circutis may easily be conceived by persons skilled in the art, but the control and fault circuitry described above have equal application to all such modifications.

It will also be appreciated that the illustrated embodiment may easily be modified to accommodate additional features if desired. For example, manual dimming may be

accomplished by permitting access to the potentiometer 152 of FIG. 2 so that it can be manually adjusted. This has the effect of varying the reference voltage to the current regulating amplifier 140, thereby changing the nominal or reference value of the commutation timing of the circuit. Still further, theautomatic light sensing could be incor¬ porated by sensing the ambient light level and controlling the power to achieve a predetermined output light level. Such a system would reduce energy consumption when ambient light was sufficient for the particular task desired.

Still further, the resistor 89 in the secondary of transformer 20 in FIG. 3 could be a current transformer for generating the signal R.

It is also recognized that the control, safety, power-consumption and fault-detection circuitry described above has equal application to high-intensity discharge application. However, in such applications there is a need to regulate the power coupled to the lamp load rather than to regulate the current, as in the illustrated embodiment. Obviously, other circuit modifications such as changing component values and voltages may have to be accomplished, depending upon the particular application.

Having thus disclosed in detail preferred embodi¬ ments of the invention, persons skilled in the art will be able to make additional modifications of that illustrated embodiment and to substitute equivalent elements-for those disclosed while continuing to practice the principle of the invention; and it is, therefore, intended that all such modifications and substitutions be covered as they are embraced within the spirit and scope of the appended claims.