Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
SYMMETRIC LOAD DELAY CELL OSCILLATOR
Document Type and Number:
WIPO Patent Application WO/2010/096832
Kind Code:
A3
Abstract:
An oscillator includes a control circuit and a ring of symmetric load delay cells. Each delay cell includes two novel symmetric loads. Each load involves a level shift circuit and a diode-connected transistor coupled in parallel with a current source-connected transistor. The control circuit converts an oscillator input signal into bias control signals that in turn control the effective resistance of the symmetric loads such that delays through the delay cells are a function of the input signal. The control circuit uses a symmetric load replica in a control loop to control the level shift circuits of the delay cells such that the oscillating delay cell output signals have a constant amplitude. In a first advantageous aspect, due to the constant amplitude, the oscillator is operable over a wide frequency range. In a second advantageous aspect, the oscillator input signal to output signal oscillation frequency has a substantially linear relationship.

Inventors:
HINRICHS JEFFREY M (US)
Application Number:
PCT/US2010/025107
Publication Date:
April 14, 2011
Filing Date:
February 23, 2010
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
QUALCOMM INC (US)
HINRICHS JEFFREY M (US)
International Classes:
H03K5/13; H03K3/03; H03L7/099
Foreign References:
US20080197932A12008-08-21
EP1885061A12008-02-06
US5206609A1993-04-27
US6320444B12001-11-20
US5477182A1995-12-19
US20050040898A12005-02-24
Other References:
"DEVICE PARAMETER INDEPENDENT DELAY CIRCUIT", IBM TECHNICAL DISCLOSURE BULLETIN, INTERNATIONAL BUSINESS MACHINES CORP. (THORNWOOD), US, vol. 31, no. 1, 1 June 1988 (1988-06-01), pages 21 - 23, XP000021670, ISSN: 0018-8689
Attorney, Agent or Firm:
XU, Jiayu (5775 Morehouse DriveSan Diego, CA, US)
Download PDF: