Title:
SYNCHRONIZING NAND LOGICAL-TO-PHYSICAL TABLE REGION TRACKING
Document Type and Number:
WIPO Patent Application WO/2019/113820
Kind Code:
A1
Abstract:
Devices and techniques for synchronizing NAND logical-to-physical table region tracking are described herein. Table region data structures for physical blocks are maintained. These structures include logical-to-physicai (L2P) mapping table portions that point to the respective physical blocks. When garbage collection is performed on a block, table region structures for that block, and another (e.g., the next block to be garbage collected) are read to avoid loading L2P table regions that do not point to the block. If any of the read portions of the L2P table region fail to point to either the block or the other block, these L2P table portions are removed from the loaded table region data structures.
More Like This:
| JP2007293604 | INFORMATION PROCESSOR AND PROGRAM LOAD METHOD |
| JPS63298547 | MEMORY MAPPER DEVICE |
| JPS6029862 | DESIGNATING DEVICE FOR HIGH ORDER ADDRESS BIT OF DMA |
Inventors:
YUEN ERIC KWOK FUNG (US)
WANG GUAN ZHONG (CN)
DUAN XINGHUI (CN)
D'ELISEO GIUSEPPE (IT)
FERRARI GIUSEPPE (IT)
CUI ZHAO (CN)
WANG GUAN ZHONG (CN)
DUAN XINGHUI (CN)
D'ELISEO GIUSEPPE (IT)
FERRARI GIUSEPPE (IT)
CUI ZHAO (CN)
Application Number:
PCT/CN2017/115868
Publication Date:
June 20, 2019
Filing Date:
December 13, 2017
Export Citation:
Assignee:
MICRON TECHNOLOGY INC (US)
International Classes:
G06F12/02; G06F3/06
Foreign References:
| US20130151754A1 | 2013-06-13 | |||
| US20170220462A1 | 2017-08-03 | |||
| EP2341439A1 | 2011-07-06 | |||
| US20170075600A1 | 2017-03-16 |
Attorney, Agent or Firm:
LEE AND LI - LEAVEN IPR AGENCY LTD. (CN)
Download PDF:
Previous Patent: SIGNAL GENERATION CIRCUIT FOR ACTIVE PEN, ACTIVE PEN, AND CODE MARKING METHOD
Next Patent: VARIABLE WIDTH SUPERBLOCK ADDRESSING
Next Patent: VARIABLE WIDTH SUPERBLOCK ADDRESSING