A SYSTEM AND METHOD FOR TESTING AND CONFIGURING SEMICONDUCTOR FUNCTIONAL CIRCUITS

Title:

A SYSTEM AND METHOD FOR TESTING AND CONFIGURING SEMICONDUCTOR FUNCTIONAL CIRCUITS

Document Type and Number:

WIPO Patent Application WO2005029329

Kind Code:

A3

Abstract:

Disclosed here are systems and methods to enable configuration of functional components in integrated circuits. A present invention system and method can flexibly change the operational characteristics of functional components in an integrated circuit die based upon a variety of factors including manufacturing defects, compatibility characteristics, performance requirements, and system health (e.g., the number of components operating properly). Functional component operational behavior is tested and analyzed at various levels of configuration abstraction and component organization (e.g., topological inversion analysis). The testing and analysis can be performed in parallel on numerous functional components. Functional component configuration related information is presented in a graphical user interface (GUI) at various levels of granularity and in real time. The graphical user interface can facilitate user interaction in recognizing failure patterns, production test tuning and field configuration algorithm adjustment. The testing and analysis information can also be organized in a variety of convenient database formats.

More Like This:

JP5143863	Bearing condition monitoring method and bearing condition monitoring device
JP2002243578	COMPOSITE ENVIRONMENTAL EXCITER
WO/2017/212957	INFORMATION PROCESSING DEVICE, INFORMATION PROCESSING METHOD, PROGRAM, AND INFORMATION PROCESSING SYSTEM

Inventors:

DIAMOND MICHAEL B (US)
MONTRYM JOHN S (US)
VAN DYKE JAMES M (US)
NAGY MICHAEL B (US)
TREICHLER SEAN J (US)

Application Number:

PCT/US2004/030127

Publication Date:

January 26, 2006

Filing Date:

September 13, 2004

Export Citation:

Click for automatic bibliography generation Help

Assignee:

NVIDIA CORP (US)
DIAMOND MICHAEL B (US)
MONTRYM JOHN S (US)
VAN DYKE JAMES M (US)
NAGY MICHAEL B (US)
TREICHLER SEAN J (US)

International Classes:

G01M99/00; G01R31/26; G01R31/3185; G06F11/00; G06F11/267; G06F17/50; G06F19/00; G09G5/02; H01L21/66; (IPC1-7): G06F11/00; G01R31/3185; H01L21/66

Foreign References:

US6504841B1	2003-01-07
US5513354A	1996-04-30
US5276893A	1994-01-04
US5956252A	1999-09-21
US6067262A	2000-05-23
US6377898B1	2002-04-23
US20020005729A1	2002-01-17
US6598194B1	2003-07-22
US20030051091A1	2003-03-13
US20030061409A1	2003-03-27
US6255849B1	2001-07-03

Download PDF:

View/Download PDF PDF Help

Previous Patent: OPERATING SYSTEM AND RECORDING MEDIUM CONTAINING THE SAME

Next Patent: METHOD FOR UPDATING FUNCTION META DATA USED FOR CONSUMING DIGITAL ITEM