Title:
THREE DIMENSIONAL NON-VOLATILE STORAGE WITH INTERLEAVED VERTICAL SELECT DEVICES ABOVE AND BELOW VERTICAL BIT LINES
Document Type and Number:
WIPO Patent Application WO/2013/173140
Kind Code:
A3
Abstract:
A three-dimensional array of memory elements reversibly change a level of electrical conductance/resistance in response to one or more voltage differences being applied across them. Memory elements are formed across a plurality of planes positioned different distances above a semiconductor substrate. Local bit lines to which the memory elements of all planes are connected are oriented vertically from the substrate and through the plurality of planes. Vertically oriented select devices are used to connect the local bit lines to global bit lines. A first subset of the vertically oriented select devices are positioned above the vertically oriented bit lines and a second subset of the vertically oriented select devices (interleaved with the first subset of the vertically oriented select devices) are positioned below the vertically oriented bit lines.
More Like This:
| WO/2022/111120 | RESISTANCE DRIFT MITIGATION IN NON-VOLATILE MEMORY CELL |
| WO/2019/050921 | MOLECULAR SPECTROSCOPY CELL WITH RESONANT CAVITY |
| WO/2015/038557 | FET LOW CURRENT 3D RRAM NON-VOLATILE STORAGE |
Inventors:
SCHEUERLEIN ROY E (US)
SIAU CHANG (US)
SIAU CHANG (US)
Application Number:
PCT/US2013/040147
Publication Date:
February 27, 2014
Filing Date:
May 08, 2013
Export Citation:
Assignee:
SANDISK TECHNOLOGIES INC (US)
SCHEUERLEIN ROY E (US)
SIAU CHANG (US)
SCHEUERLEIN ROY E (US)
SIAU CHANG (US)
International Classes:
H01L27/24; G11C5/06; G11C13/00; H01L45/00
Domestic Patent References:
| WO2010117912A1 | 2010-10-14 |
Attorney, Agent or Firm:
MAGEN, Burt (575 Market Street Suite 375, San Francisco CA, US)
Download PDF:
Previous Patent: METHOD AND APPARATUS FOR DISPENSING A GRANULAR PRODUCT
Next Patent: LIMITING FAILURE RATE BY SERVING THROUGH MULTIPLE CHANNELS
Next Patent: LIMITING FAILURE RATE BY SERVING THROUGH MULTIPLE CHANNELS