Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
THREE DIMENSIONAL NON-VOLATILE STORAGE WITH INTERLEAVED VERTICAL SELECT DEVICES ABOVE AND BELOW VERTICAL BIT LINES
Document Type and Number:
WIPO Patent Application WO/2013/173140
Kind Code:
A3
Abstract:
A three-dimensional array of memory elements reversibly change a level of electrical conductance/resistance in response to one or more voltage differences being applied across them. Memory elements are formed across a plurality of planes positioned different distances above a semiconductor substrate. Local bit lines to which the memory elements of all planes are connected are oriented vertically from the substrate and through the plurality of planes. Vertically oriented select devices are used to connect the local bit lines to global bit lines. A first subset of the vertically oriented select devices are positioned above the vertically oriented bit lines and a second subset of the vertically oriented select devices (interleaved with the first subset of the vertically oriented select devices) are positioned below the vertically oriented bit lines.

Inventors:
SCHEUERLEIN, Roy, E. (951 Sandisk Drive, Milpitas, CA, 95035, US)
SIAU, Chang (951 Sandisk Drive, Milpitas, CA, 95035, US)
Application Number:
US2013/040147
Publication Date:
November 21, 2013
Filing Date:
May 08, 2013
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
SANDISK TECHNOLOGIES, INC. (Two Legacy Town Center, 6900 North Dallas ParkwayPlano, TX, 75024, US)
SCHEUERLEIN, Roy, E. (951 Sandisk Drive, Milpitas, CA, 95035, US)
SIAU, Chang (951 Sandisk Drive, Milpitas, CA, 95035, US)
International Classes:
H01L27/24; G11C5/06; G11C13/00; H01L45/00
Domestic Patent References:
WO2010117912A12010-10-14
Attorney, Agent or Firm:
MAGEN, Burt (Vierra Magen Marcus LLP, 575 Market Street Suite 375, San Francisco CA, 94105, US)
Download PDF: