Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
TRANSMITTER AND SHORTENING METHOD THEREOF
Document Type and Number:
WIPO Patent Application WO/2016/140510
Kind Code:
A1
Abstract:
A transmitter is provided. The transmitter includes: an outer encoder configured to encode input bits to generate outer-encoded bits including the input bits and parity bits; a zero padder configured to generate a plurality of bit groups each of which is formed of a same number of bits, maps the outer-encoded bits to some of the bits in the bit groups, and pads zero bits to remaining bits in the bit groups, based on a predetermined shortening pattern, thereby to constitute Low Density Parity Check (LDPC) information bits; and an LDPC encoder configured to encode the LDPC information bits, wherein the remaining bits in which zero bits are padded include some of the bit groups which are not sequentially disposed in the LDPC information bits.

More Like This:
JP5305143Methods and systems for collaborative communication with minimal coordination
JP6794680Signal processing equipment, wireless transmission equipment, signal processing methods, and signal processing programs
JPS63236416ENCODING/DECODING METHOD
Inventors:
MYUNG SE-HO (KR)
KIM KYUNG-JOONG (KR)
JEONG HONG-SIL (KR)
Application Number:
PCT/KR2016/002087
Publication Date:
September 09, 2016
Filing Date:
March 02, 2016
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
SAMSUNG ELECTRONICS CO LTD (KR)
International Classes:
H03M13/15; H03M13/11
Foreign References:
US20130251063A12013-09-26
US20150012803A12015-01-08
US20140376663A12014-12-25
US20100241923A12010-09-23
US20140105328A12014-04-17
Attorney, Agent or Firm:
JEONG, Hong-sik (Shinduk Bldg.343, Gangnamdaero, Seocho-gu, Seoul, KR)
Download PDF:
View/Download PDF      PDF Help



 
Previous Patent: TRANSMITTER AND SHORTENING METHOD THEREOF

Next Patent: TRANSMITTER AND METHOD FOR GENERATING ADDITIONAL PARITY THEREOF