Title:
WORKPIECE CHUCK WITH TEMPERATURE CONTROL ASSEMBLY HAVING SPACERS BETWEEN LAYERS PROVIDING CLEARANCE FOR THERMOELECTRIC MODULES
Document Type and Number:
WIPO Patent Application WO2004008503
Kind Code:
A9
Abstract:
A workpiece chuck and method for supporting a workpiece such as a semiconductor wafer are described. The workpiece chuck includes an upper surface for supporting the wafer and a temperature control assembly in thermal communication with the upper surface to control temperature in the wafer. The temperature control assembly includes one or more thermoelectric modules between an upper and lower layers. One or more spacers between the upper and lower layers provide a space between the upper and lower layers such that the one or more thermoelectric modules vertically float in the space. That is, the upper and lower layers of the temperature control modules do not mechanically constrain the thermoelectric modules in the vertical direction. As a result, mechanical stresses on the thermoelectric modules due to temperature effects are substantially reduced or eliminated, resulting in much higher reliability of the chuck and the thermoelectric modules over temperature. Also, the spacers provided additional mechanical stability to the chuck, resulting in improved flatness of the chuck upper surface over temperature. To provide additional stability and improve performance over temperature, the thermoelectric modules can be made effectively smaller. This can be done by segmenting the modules into multiple segments or by providing a plurality of submodules connected together.
Inventors:
HUDSON DOUGLAS E (US)
BUTCHER DANA G (US)
GATES RICHARD B (US)
PELRIN JAMES (US)
BUTCHER DANA G (US)
GATES RICHARD B (US)
PELRIN JAMES (US)
Application Number:
PCT/US2003/021529
Publication Date:
May 27, 2004
Filing Date:
July 10, 2003
Export Citation:
Assignee:
TEMPTRONIC CORP (US)
HUDSON DOUGLAS E (US)
BUTCHER DANA G (US)
GATES RICHARD B (US)
PELRIN JAMES (US)
HUDSON DOUGLAS E (US)
BUTCHER DANA G (US)
GATES RICHARD B (US)
PELRIN JAMES (US)
International Classes:
H01L21/00; H01L21/02; (IPC1-7): H01L21/00
Download PDF:
Previous Patent: MULTIRATE PROCESSING FOR METROLOGY OF PLASMA RF SOURCE
Next Patent: SEMICONDUCTOR SUBSTRATE DAMAGE PROTECTION SYSTEM
Next Patent: SEMICONDUCTOR SUBSTRATE DAMAGE PROTECTION SYSTEM