| Document |
Document Title |
|
WO/2021/112367A1 |
A multi-bank array-type capacitor circuit, according to one embodiment of the present invention, comprises: a first cap bank that includes first to m-th switched-capacitor circuits connected in parallel with each other, wherein the first...
|
|
WO/2021/109934A1 |
An installation structure of an interference suppressor (5) and a washing machine using same, the installation structure is arranged on the interference suppressor (5) and connected to a reinforcing member (3) of the washing machine, and...
|
|
WO/2021/101863A1 |
A frequency equalizer is provided. The frequency equalizer includes a coupler including a main segment extending between a first port and a second port and a coupled segment disposed in a coupling relationship with the main segment and e...
|
|
WO/2021/098196A1 |
Disclosed in the present invention is an ultra-wideband attenuator, comprising five attenuation units, i.e. 0.5 dB, 1 dB, 2 dB, 4 dB and 8 dB attenuation units, which can cover an amplitude adjustment range of 15.5 dB. The 0.5 dB and 1 d...
|
|
WO/2021/093520A1 |
Disclosed is a transimpedance mirror filter with adjustable bandwidth, gain and frequency. The transimpedance mirror filter comprises a plurality of four-order low-pass transimpedance filters. Each four-order low-pass transimpedance filt...
|
|
WO/2021/075918A1 |
The present disclosure relates to a 5th generation (5G) or pre-5G communication system for supporting a higher data transmission rate than a 4th generation (4G) communication system such as Long-Term Evolution (LTE). The present disclosu...
|
|
WO/2021/075247A1 |
[Problem] To provide an electronic circuit capable of quickly stabilizing output voltage. [Solution] This electronic circuit comprises: a filter circuit connected to a bias power supply via a first signal line and having a first resistor...
|
|
WO/2021/067023A1 |
A system and method comprising a cryogenic adiabatic circuit in a cryogenic environment and a clock generator at a higher temperature, the circuit's clock lines can be connected across the temperature gradient to the clock generator, whe...
|
|
WO/2021/061297A1 |
Digital phase shifters are provided herein. A digital phase shifter includes first and second multi-throw RF switches that are coupled to each other by a plurality of delay lines having different respective lengths. In some embodiments, ...
|
|
WO/2021/029533A1 |
An electronic device according to various embodiments includes: at least one communication processor configured to support a plurality of network communications, a shared antenna configured to transmit at least one communication signal c...
|
|
WO/2021/026712A1 |
A filter circuit (500). The filter circuit (500) comprises a first differential circuit (510) and a second differential circuit (520). The first differential circuit (510) comprises a first differential inductor (110), and the second dif...
|
|
WO/2020/264364A1 |
A coupling module can be used to communicate high speed signals between an optical transceiver and a processing module of an optical communication device, such as an optical line termination (OLT) or an optical network unit (ONU). The co...
|
|
WO/2020/226787A1 |
An apparatus is disclosed for bidirectional amplification with phase- shifting. In example implementations, an apparatus includes a phase shifter with a bidirectional amplifier. The bidirectional amplifier includes a first transistor (T1...
|
|
WO/2020/209977A1 |
Disclosed herein is an apparatus that includes: a data terminal; a first output transistor connected between the data terminal and a first power line supplying a first power potential; a first tristate circuit including an output node co...
|
|
WO/2020/209745A1 |
An electronically controllable resistor, which is designed for controllable variation of the resistance of a subcircuit, is provided with a terminal for connection to a first control voltage source and comprises a voltage converter, a me...
|
|
WO/2020/207804A1 |
A communication transceiver for differential signal processing protocol is disclosed. The communication transceiver includes a first driver unit for transmitter side, a second driver unit for receiver side, a first electrical isolation c...
|
|
WO/2020/204408A1 |
The present disclosure relates to an artificial intelligence (AI) system which simulates functions such as cognition, judgment, and the like of the human brain by utilizing machine learning algorithms such as deep learning and the like, ...
|
|
WO/2020/197423A1 |
Claimed is a method for electronically controlling resistance using an electronic resistor that comprises an electronically controlled component and a measuring resistor in an output circuit of the electronic resistor, said output circui...
|
|
WO/2020/197334A1 |
The present invention relates to a stand-alone active EMI filter module and a manufacturing method thereof, wherein the volume of each element constituting the EMI filter module can be reduced , thereby implementing a single module unit ...
|
|
WO/2020/186333A1 |
Ultra-Wideband (UWB) wireless technology transmits digital data as modulated coded impulses over a very wide frequency spectrum with very low power over a short distance. To support extended operation, particularly with battery power sou...
|
|
WO/2020/188677A1 |
The present invention comprises: a first transistor having a first source and a first drain; a second transistor having a second source and a second drain; a first inductor having a first body portion, which is a breaker portion, and a f...
|
|
WO/2020/183569A1 |
This variable phase multiplier (1) is configured so as to comprise: a 90° distributor (12) that distributes an input signal into an I signal and a Q signal; an amplitude setting circuit (13) that divides each of the I signal and the Q s...
|
|
WO/2020/180848A1 |
Systems and methods for operating a match network are disclosed. A method includes obtaining at least one measurement-based-attribute at the first side of a match network and at least one measurement-based-attribute at a second side of t...
|
|
WO/2020/174580A1 |
This directional coupler (1) is configured to include: a resistive element (21) having one end connected to a first terminal (11) and the other end connected to a second terminal (12); a first amplification circuit (34) that outputs a cu...
|
|
WO/2020/170668A1 |
The present invention addresses the problem of providing an amplifier circuit that operates normally even when input and output are reversed. An amplifier circuit (1) according to the present invention: comprises a first block (B1), a se...
|
|
WO/2020/171095A1 |
The present invention provides a common mode choke coil and an electromagnetic interference filter circuit. The common mode choke coil comprises a first primary winding, a second primary winding, and a secondary winding. The secondary ...
|
|
WO/2020/153816A1 |
An electronic device in a wireless communication system according to various embodiments may comprise: a processor; a power amplifier (PA) for a first frequency band; a low-noise amplifier (LNA) for a second frequency band which at least...
|
|
WO/2020/135612A1 |
The present document provides a vector synthesis phase shifter and a vector synthesis phase shifting method. The method comprises: adjusting a first reference input excitation by means of a first current source; determining a vector dire...
|
|
WO/2020/114127A1 |
Disclosed is a low-pass matching-type numerical control attenuator circuit with a large dynamic constant phase. The circuit comprises: an input node and an output node, wherein a reference path and an attenuation path are connected betwe...
|
|
WO/2020/115757A1 |
The present invention provides a circuit for generating a control voltage depending on voltage phase of an input signal. The circuit comprises a first transistor; a second transistor, a diode, a Zener diode and a capacitor. Base and coll...
|
|
WO/2020/097932A1 |
Disclosed is an impedance adjustment circuit for determining a resistance value of a terminal resistor unit, wherein the terminal resistor unit comprises a plurality of resistors. The impedance adjustment circuit comprises: a current mir...
|
|
WO/2020/093881A1 |
An Internet of Things duplexer, comprising: a first port (10), a first bandpass filter circuit (11) connected to the first port (10), a second port (12), a second bandpass filter circuit (13) connected to the second port (12), a third po...
|
|
WO/2020/081827A1 |
A matching network system for a radio frequency (RF) power delivery system includes a matching network having a variable tuning element. The matching network introduces a variable impedance between a RF power generator and a load. A step...
|
|
WO/2020/063566A1 |
A variable loss attenuator is provided. Two or more controllable stages each include a differential or single-ended π network. Each π network includes one or more series elements connected in series between the signal input and the sig...
|
|
WO/2020/050937A1 |
An active filter and an analog-to-digital converter (ADC) configured to suppress out-of-band peaking. An active filter may include an active device configured to provide a power gain to an input signal, a feedback network configured to c...
|
|
WO/2020/049877A1 |
The purpose of the present invention is to increase a self-resonant frequency and reduce parasitic resistance in a variable capacitance circuit, the capacitance value of which can be changed. The variable capacitance circuit is equipped ...
|
|
WO/2020/047519A1 |
Devices and methods related to nested filters. In some embodiments, a radio-frequency device can include a substrate, and first and second filter devices mounted on the substrate with respective support structures, such that at least a p...
|
|
WO/2020/041113A1 |
Aspects of the description provide a method (200). In some examples, the method includes detecting a transition in an input signal (IN) (205), generating a bias current based on the detected transition in IN (210), and modifying a charge...
|
|
WO/2020/030533A1 |
Provided is a tunable electronic filter comprising: an input stage (304) coupled to a tuning stage; an amplifier (302) with a non-inverting input coupled to an output of the tuning stage, and an inverting input coupled to ground, and an ...
|
|
WO/2020/030534A1 |
Provided is a tunable electronic filter comprising: an input stage (301) coupled to a tuning stage; an amplifier (304) with an inverting input (306) coupled to an output of the tuning stage, and a non- inverting input (307) coupled to th...
|
|
WO/2020/015712A1 |
A circuit includes a RC-CR circuit and a second circuit. The RC-CR circuit outputs a first signal at a first output node over a RC path, and a second signal at a second output node over a CR path. The second circuit is coupled to the RC-...
|
|
WO/2020/010582A1 |
Disclosed are an active loop filter and a phase-locked loop. The active loop filter at least comprises a constant current source, a filter circuit, a first transistor, a first resistor and a first capacitor, wherein one end of the consta...
|
|
WO/2020/014444A1 |
A millimeter wave (MMW) circuitry includes a phase modulation circuitry, a plurality of amplifier multiplier chain circuitries and a power combiner circuitry. The phase modulation circuitry is configured to receive input data and a plura...
|
|
WO/2019/230027A1 |
An impedance matching element (10), provided with a semiconductor substrate (20), a first terminal (P11), and a second terminal (P12). The first terminal (P11) is formed on the semiconductor substrate (20) and is connected to the antenna...
|
|
WO/2019/223802A1 |
The present invention relates to a differential mode electromagnetic noise injection network and an active electromagnetic interference filter. The differential mode electromagnetic noise injection network comprises an injection member a...
|
|
WO/2019/223803A1 |
The present invention relates to a differential mode electromagnetic noise extraction network and an active electromagnetic interference filter. The differential mode electromagnetic noise extraction network comprises an input cable, an ...
|
|
WO/2019/202686A1 |
A first resistor (11) to a fourth resistor (14) are connected in series in a ring shape to a first capacitor (21) to a fourth capacitor (24). A first output terminal (41) to a fourth output terminal (44) are connected to the series conne...
|
|
WO/2019/202685A1 |
A first input terminal (11) is connected at the connection point of a drain terminal of a first transistor (1) and a gate terminal of a fourth transistor (4). A second input terminal (12) is connected at the connection point of a drain t...
|
|
WO/2019/186913A1 |
A first switch (4) is connected in parallel to a circuit element (3). A second switch (5) is connected in series to the parallel circuit composed of the circuit element (3) and the first switch (4). The first switch (4) and the second sw...
|
|
WO/2019/171539A1 |
One inductor (1a) and another inductor (1b) are magnetically coupled to each other. A variable current source (2) controls a current flowing through the one inductor (1a). By controlling the current flowing through the one inductor (1a),...
|
