| Document |
Document Title |
|
JP3455356B2 |
To obtain a multichannel timer capable of being small-sized and having a wide usability by providing a free running counter, a timer channel selector, an adding means and a control means. The timer is provided with a free running counter...
|
|
JP3449495B2 |
PURPOSE: To record the number of time-out events within a prescribed period. CONSTITUTION: Letters 'I' and 'T' show the start and end events respectively, and the value of a counter and the value of a register that varies by the state bi...
|
|
JP3436515B2 |
To provide a measuring device which can secure resolution which is required at the whole measuring range of a gage, when outputting analog signals by using one signal line. A counter 15 stores target values set previously in different va...
|
|
JP3421229B2 |
To execute fast analog arithmetic through the use of an analog voltage value by providing a pulse extracting means and an electric discharging means, etc., for discharging the current of an electric storing means while being fed back wit...
|
|
JP2003519951A |
A method and an apparatus relating to a PLL circuit for frequency synthesizer applications. By using a composite PFD large and small phase variations between a reference signal and the divider output are compensated for. The composite ph...
|
|
JP2003168971A |
To enable counting of a high-speed pulse highly stably without any error.A latch/request signal periodically issued from a pulse counter 2 side is transmitted through a cable 15 to a latch 5 as a latch signal. The latch 5 latches the cou...
|
|
JP2003168970A |
To realize a counting circuit capable of high speed operation with the reduced circuit size and with easy circuit control, and possessing a function of automatically correcting an internal state thereof.There are provided a shift registe...
|
|
JP3407604B2 |
To securely detect a latch miss of a logic circuit due to an increase in operating frequency by providing a frequency-dividing circuit which stops frequency-dividing operation, when the operation becomes unstable and discriminating wheth...
|
|
JP2003512695A |
A method and apparatus for updating and storing a counter value. In response to each of a plurality of N counter update signals, a binary memory cell is selected from a plurality of binary memory cells and the state of the selected binar...
|
|
JP2003060500A |
To provide a low-cost counter circuit which can detect the fault of counting action, including parasitic oscillations. When the number of times of input of pulse signals P1 which are the target of counting comes to a specified value, thi...
|
|
JP3370256B2 |
|
|
JP3369746B2 |
|
|
JP2003008429A |
To provide a configuration of holding a count of a counter with a smaller circuit scale when the count of the counter reaches an expected value.When the count of the counter 1 reaches the expected value (n) and a decoder 4 outputs a deco...
|
|
JP3365122B2 |
|
|
JP2002366383A |
To provide a time counter with additional functions and its test method, which easily test both a time counter part and an additional function part in a short time. The time counter 1 which has additional functions such as a compare func...
|
|
JP2002344308A |
To reduce the power consumption and the circuit scale of an odd number frequency divider having an output signal duty of 1/2.A plurality of master-slave D flip flops(MSD-FF) are connected in cascade and operated synchronously on the same...
|
|
JP3350005B2 |
A counter readout control apparatus includes a plurality of counters, in which an upper-order counter performs a counting operation upon receiving a carry from a lower-order counter; a first means for resetting a flag-storing memory in w...
|
|
JP2002538709A |
The arrangement is configurable by varying the position and/or size of a time window to be taken into account of during the determination and/or varying the bits of the counter state to be taken into account during the determination. An ...
|
|
JP3341702B2 |
|
|
JP3341421B2 |
PURPOSE:To shorten test pattern length by performing control for up-count and down-count by a clock in a test, and performing the test of all the bit storage elements by two times of input of the clock. CONSTITUTION:The output of an RSFF...
|
|
JP3341475B2 |
|
|
JP3338294B2 |
To reduce the number of times of operations of a flip-flop for constituting the counter of a low-order bit and to reduce power consumption by stopping the count operation of the counter of a low-order bit group when the counter of a high...
|
|
JP3339428B2 |
To provide a dynamic frequency divider with resetting function which can be initialized in arbitrary timing. This dynamic frequency divider when receiving a reset signal from its reset terminal sets a node 118 to a high level by a P chan...
|
|
JP3338722B2 |
PURPOSE: To simplify a software by applying '1' as the initial value of a counter so as to distinguish the reset of the counter from a system reset when the counter is reset by matching with a comparison register. CONSTITUTION: Compariso...
|
|
JP3336054B2 |
|
|
JP3337047B2 |
|
|
JP3337088B2 |
|
|
JP2002305440A |
To provide a programmable fractional division of frequency for performing fractional frequency division of a digital signal capable of improving solution, and realizing resolution step of 1/N (N is a non-zero natural integer).At conducti...
|
|
JP3335210B2 |
|
|
JP3328124B2 |
To continuously measure the pitch of a stranded wire under an inline travel without stopping a production line. Output pulses proportional to the travel of a stranded wire 1 under an inline travel are sent out from a rotary encoder 2, an...
|
|
JP2002246895A |
To provide a counter circuit with a booby trap capable of operating at a high speed.A counter circuit is provided with a plurality of flip flop circuits (FF circuits) #1-#5 successively connected for receiving a common clock signal and t...
|
|
JP2002217710A |
To provide an F/F+1 prescaler that is stably in operation by a low consumed current at a low power supply voltage.The size of MOS transistors(TRs) (50, 51) for frequency division ratio switching is selected greater than that of other dif...
|
|
JP3309361B2 |
PURPOSE: To enable the designing of an efficient high-speed counter structure used for measuring an arbitrary range. CONSTITUTION: The high-speed counter is a functional block structure flexibly connected by a bus structure. A set of ind...
|
|
JP3300648B2 |
To obtain clocks in phase with plural modules having reduced number of wires to suppress the production of noise. A master module 1 frequency-divides a basic clock with high frequency produced by a master module basic clock generating se...
|
|
JP2002190732A |
To provide a counter for an electric signal resistant to noise and free from error count.In the counter which is provided with a diode 1 for detecting an input signal S and a count switch 3 operating with the output of the diode 1 as a c...
|
|
JP3298654B2 |
A Gray Code counter is provided having synchronous, modular circuits for each of the three types of bit positions, i.e., least significant bit ("LSB"), most significant bit ("MSB") and middle bit ("MB"). One LSB and MSB circuit each are ...
|
|
JP3295479B2 |
PURPOSE: To lessen a battery capacity required by reducing current consumption due to the renewal of display. CONSTITUTION: Pulse signals having detected the revolution of an impeller of an electronic water meter are inputted to an opera...
|
|
JP2002517117A |
A method of operating a multistage counter in only one counting direction includes the step of changing a counter reading of a single-stage auxiliary counter at given counter readings of the multistage counter. The single-stage auxiliary...
|
|
JP3284774B2 |
PURPOSE: To shorten the time for measuring threshold value by raising the wave height value output by a pulse signal generating means at every certain period, judging the output voltage level of an integrator, and determining the pulse w...
|
|
JP3283188B2 |
To provide a pulse count circuit, whereby a pulse signal output of an encoder for outputting a high-frequency pulse signal, especially, a high- resolution encoder is counted with precision without making a clock pulse frequency high and ...
|
|
JP2002124869A |
To provide a frequency divider circuit which can suppress generation of noise signals in other signal processing circuits.The frequency divider circuit is provided with a ring counter constitution part comprising a plurality of cascade c...
|
|
JP3274148B2 |
Disclosed is a high speed, synchronous counter (102) which counts using a Gray code. Because Gray code counting has the unique property that only a single bit of the counter changes with each new count, the output of the counter (102) ma...
|
|
JP2002109505A |
To provide an electronic counter device capable of easily totaling the transition of the count value for each time zone.This electronic counter device comprises a CPU 11 for counting the number of operation of an operation key to control...
|
|
JP2002111482A |
To provide a gray code counter to attain speed-up of operational speed with a combination of logic circuits having less number of stages by analyzing changing states of gray codes.A gray code counter 100 counts a click signal (CLK) to ou...
|
|
JP2002111481A |
To provide a count circuit for statistical information capable of reducing a cost along with reducing a circuit size.A count circuit 1 for statistical information comprises a counter 100 to break a counting when reading a counted value a...
|
|
JP3261745B2 |
PURPOSE: To provide an electronic odometer by which a travel distance can be integrated efficiently even if a serial nonvolatile memory is used in a data storage means. CONSTITUTION: A memory 2 has a main memory part and a sub memory par...
|
|
JP3260169B2 |
PURPOSE: To provide a pulse swallow system variable frequency divider which does not fall into an abnormal state at the time of power source supply and can compose the PLL system of a quick and stable operation. CONSTITUTION: The divider...
|
|
JP2002043929A |
To provide a variable frequency divider circuit that is synchronized with an input reference clock and provides frequency division clocks with a different frequency division ratio and to provide a clock frequency division method using th...
|
|
JP3242149B2 |
PURPOSE: To operate a frequency divider circuit at a lower frequency while ensuring high operating speed performance. CONSTITUTION: D-MESFETs 1, 2 are connected in series and the gates of both the FETs 1, 2 are connected in common. Since...
|
|
JP2001352239A |
To enable a remarkable shortage of a testing time without lowering a fault detection rate in a counter circuit having a counter to be inspected and a testing circuit cooperated with the counter.The testing circuit 4 has an operation set ...
|
