| Document |
Document Title |
|
JP2000068901A |
To select valid/invalid pull-in whether or not a device is in a steady- state communication state or in a training state or the like in the device whose level adjustment conducts pull-in in the case that level fluctuation of a received s...
|
|
JP3006046B2 |
|
|
JP2000028440A |
To provide a measuring converter which can easily make accurate reliable temperature detection, the long-distance transmission of measured signals, and the processing of transmitted measurement information and a measured value processing...
|
|
JP2000032073A |
To improve the multi-bus performance and to maintain the orthogonality of a Walsh code and also the low mutual relation characteristic of Walsh codes by deforming an orthogonal Walsh code by means of plural codes and improving the self-c...
|
|
JP2987458B2 |
|
|
JP2982797B1 |
To improve the capacity of coherent detection of the spread spectrum (SS) signal, when interference and noise can not be neglected, an amplitude phase estimation unit outputs a transmission line estimation value including fluctuations in...
|
|
JPH11317626A |
To provide an FM demodulator capable of being operated at a high frequency and hardly generates hysteresis noise. This FM demodulator is provided with an amplifying means 100, which receives an FM modulation signal and amplifies the FM m...
|
|
JP2968578B2 |
|
|
JP2965593B2 |
PURPOSE:To modulate signals with various baud rates while following up a received signal automatically by detecting the baud rate of the received signal and setting operation conditions of the band width of band limitation, the removal f...
|
|
JP2956983B2 |
|
|
JPH11234144A |
To efficiently generate a re-encoding history data bit by convolution- encoding each data bit of a data clock to a branch word for transmission, fixing the required number of re-encoding history data bits based on the position of the dec...
|
|
JPH1164310A |
To eliminate a change of an output voltage caused by a change of a capacity of a capacitor, by discharging charges of the capacitor proportionally to an output voltage of a hold circuit and a reference pulse width, when the capacitor is ...
|
|
JP2862076B2 |
A horizontal period counter 3 determines one bit period of bi-phase codes by measuring the period of a horizontal scan line immediately preceding one containing bi-phase codes to be decoded. An edge pulse generator 6 generates edge pulse...
|
|
JPH1127117A |
PURPOSE: To allow the demodulator to have a high processing speed, high accuracy and bipolar performance by designing the circuit of the demodulator so that a sum of a voltage nearly equal to a mean DC voltage of an output waveform of a ...
|
|
JPH114461A |
To transmit R, G, B image data through an identical transmission path by receiving serial image data, separating the data into R, G, B image data, storing the data to a frame memory for each color, reading the stored data at a prescribed...
|
|
JPH10322152A |
To attain integration by constituting an AGC circuit without the use of analog circuits. This AGC circuit is provided with a gain control circuit 50, comparator circuits 60 and 62 for comparing the amplitude of an input or output signal ...
|
|
JPH10294675A |
To provide a frequency discriminator for direct converting receiver with which circuit configuration is simplified by simplifying operation for FM demodulation by the method of direct conversion. Two in-phase and quadrature signal compon...
|
|
JP2813866B2 |
To provide a phase-locked loop(PLL) including an ECL gate stage having controlled falling time. The fall-time of an ECL gate is exactly controlled while using a capacitor connected between a positive power source and the output of the EC...
|
|
JP2795964B2 |
|
|
JP2580314Y2 |
|
|
JPH10224194A |
To prevent malfunctions by detecting the duty of the reference pulse of an f-v voltage at the time of temperature change, so as to correct the duty of a reference pulse of the f-x voltage. A frequency of a signal which is to be basic is ...
|
|
JPH10215184A |
To eliminate the need of an oscillator in a decoder by using one bit for specifying whole pulse width, calculating measuring time from whole pulse width and immediately measuring the signal level of a digital signal when measurement time...
|
|
JP2782761B2 |
|
|
JP2769777B2 |
PURPOSE: To demodulate only a pulse width modulated signal whose modulation is 1/3-2/3 into a binary digital signal. CONSTITUTION: A pulse signal whose frequency is a multiple of 2N×3 of a transmission frequency of a pulse width modulat...
|
|
JPH10163896A |
To prevent ocurrence of the time delay, faults and errors of data by adding a pulse width detecting function to a reception squelch circuit to decide the normal or abnormal pulse width, controlling the threshold voltage in response to th...
|
|
JPH10145202A |
To contrive high linearization of conversion, wide range and low noise by extracting a DC component from an output signal outputted from a phase comparator for phase-comparing an input signal and the output signal of an active delay circ...
|
|
JPH10145203A |
To linearly frequency/voltage-convert frequency of an input signal in wider wide range by phase-comparing the output signal of a divider and the output signal of a delay circuit, extracting DC components from the output signal outputted ...
|
|
JPH10135939A |
To provide the transmission method by which a peripheral module is operated by a system clock generated from a central unit in the case of data exchange. In this transmission method, an RC oscillator 20 is accessed to detect clock freque...
|
|
JP2751162B2 |
|
|
JP2726845B2 |
|
|
JPH09511633A |
A receiver having, arranged in this order, an input section, an FM demodulator, to which a frequency-modulated input signal is applied, and an LF section, which FM demodulator includes a pulse shaper and a low-pass filter, the pulse shap...
|
|
JP2641434B2 |
|
|
JPH09186731A |
To provide an AFC circuit in which stable operation is made available without adjustment with an inexpensive configuration by solving a problem of necessity of an expensive conventional circuit and need for adjustment or the like and eli...
|
|
JP2623776B2 |
|
|
JP2596704B2 |
PURPOSE: To variably adjust a data detection level adaptively for an operating environment even without changing a hardware for each disk driving device. CONSTITUTION: Level control data are generated through setting at a control means 1...
|
|
JP2589809B2 |
|
|
JP2590818B2 |
|
|
JP2586087B2 |
|
|
JPH097303A |
PURPOSE: To enable filtering with an improved S/N ratio by improving resistance to noises with respect to a PPM binary signal read out of a recording medium. CONSTITUTION: A film F having a magnetic track F2 formed thereon is sent along ...
|
|
JPH08327678A |
To obtain a circuit for measuring the width of pulseless than 100nsec automatically and accurately at high speed without requiring any resetting for the pulse having different width. The pulse width measuring circuit comprises a comparis...
|
|
JP2559103B2 |
Phase difference demodulator for measuring the phase difference between two signals of the same frequency, time multiplexed onto a single analog input, and providing a precision digital output signal representing the phase difference. Th...
|
|
JPH08316995A |
To provide a semiconductor integrated circuit and its method capable of reducing manufacturing cost and power consumption and preventing the interrupting processing of a microcontroller from being complicated, without sacrifying the oper...
|
|
JP2555711B2 |
|
|
JPH08279252A |
PURPOSE: To improve the stability and reliability of data reproduction by synthesizing two pieces of data with respect to the output of a dual PLL discriminating circuit, thereby increasing the slicing level margin at the time of data re...
|
|
JP2539597B2 |
The fall-time of an ECL gate is precisely controlled using a fixed capacitor, which is connected between the positive supply voltage and the ECL gate output terminal, and a variable current source connected between ground and the ECL gat...
|
|
JPH08223009A |
PURPOSE: To provide a PWM(pulse width modulation) signal MODEM circuit which can improve its resolution with no limitation caused by such decision factors in terms of a circuit of resolution as the swing width of an analog signal, the bi...
|
|
JP2526879B2 |
|
|
JPH08213888A |
PURPOSE: To eliminate ripples of an output voltage without losing the response of an F/V converter. CONSTITUTION: A sample-and-hold circuit 2 is connected to an F/V converter 1 and an output voltage with a ripple of the F/V converter is ...
|
|
JP2523522B2 |
|
|
JPH0831798B2 |
|
