| Document |
Document Title |
|
WO/2009/092963A1 |
The invention relates to a radiofrequency transmission system that comprises: a means (18) for producing at least one digital signal quantified on N bits; for each of said at least one digital signal, digital processing means (20, 22) in...
|
|
WO/2009/092722A1 |
Sigma delta pulse length modulator, comprising a signal input with a difference stage, the first input of which receives an analog input signal, said stage being configured to produce and output a difference signal corresponding to the d...
|
|
WO/2009/090518A1 |
A sigma-delta modulator (200) for an ADC, passes an input signal to a loop filter (20), then to a multi-bit quantizer (30) of the modulator (200). An output of the quantizer (30) is passed to a digital filter (50), and a feedback signal ...
|
|
WO/2009/087490A1 |
A differential amplifier circuit (300) comprising a differential amplifier (310) capacitor and a mismatch error cancellation circuitry, a first pair of capacitors (CIm, CIp), a second pair of capacitors (C2m, C2p) consisting of switching...
|
|
WO/2009/085590A1 |
A sigma-delta (ΣΔ) analog to digital converter with internal synchronous demodulation responsive to a sample clock, reference clock and conversion clock including a sample switching circuit responsive to an AC input to sample the AC in...
|
|
WO/2009/077200A1 |
A sigma-delta modulator (200) for an ADC, passes an input signal to a loop filter (20), then to a multi-bit quantiser (30) of the modulator (200). An output of the quantiser (30) is passed to a digital filter (50), and a feedback signal ...
|
|
WO/2009/074470A1 |
The present application relates to an analogue-to-digital delta- sigma modulator (100) and to a method for analogue-to-digital delta-sigma modulation. The delta-sigma modulator comprises a gain control loop (50) feeding the quantizer inp...
|
|
WO/2009/074386A1 |
Signal modulator for analog/digital converter comprising: a first modulator stage having an input for the analog input signal, a comparator (U1) configured to compare the output signal of the first modulator stage to a voltage value (P1)...
|
|
WO/2009/063603A1 |
A PLL circuit is provided with an AD converter, a DA converter to which output from the AD converter is inputted, a filter circuit filtering an output signal of the DA converter, a voltage control oscillator outputting a signal of a diff...
|
|
WO/2009/065027A1 |
The invention allows the interpolation factor, a critical parameter in sample rate conversion systems, to be computed in a real-time system where there is a complex relationship between a DSP clock and the data clocks. Typically, two or ...
|
|
WO/2009/062494A1 |
The invention relates to a sigma-delta converter (1) and to a method for digitizing an analog signal (U_MESS), the sigma-delta converter (1) comprising at least one integrator (3), a 1-bit DAC (2) and a comparator (4). The analog signal ...
|
|
WO/2009/058197A1 |
Methods and apparatus, including computer program products, to test analog to digital converters, are disclosed. In general, data is received that characterizes a first digital code from a device under test at a first analog voltage of a...
|
|
WO/2009/055897A1 |
The present disclosure is concerned with a digital transmitter using Delta-Sigma modulators (DMSs) that uses an up-sampler and modulator block that follows the DSMs to generate the RF equivalent of the baseband signal to be transmitted. ...
|
|
WO/2009/053366A1 |
The invention relates to an analogue band-pass delta-sigma modulator comprising a quantize (410) with a quantizer input (41) and a quantizer output, (42) a first resonator (422) providing a first resonator output signal (41) connected to...
|
|
WO/2009/053949A1 |
An analog to digital converter (ADC) which includes a first loop between an analog input and a digital output. The fist loop includes a first converter stage. The ADC includes a second loop between the analog input and the digital output...
|
|
WO/2009/045928A1 |
A digital offset is combined with an audio signal in the digital domain to cancel an output offset caused by one or more analog components processing the same audio signal. In this manner, the offset at the output of the audio signal pat...
|
|
WO/2009/042011A1 |
In general, this disclosure describes techniques for reducing power consumption within an implantable medical device (IMD). An IMD implanted within a patient may have finite power resources that are intended to last several years. To pro...
|
|
WO/2009/041293A1 |
To provide a transmission system that solves the problems obstructing an achievement of a transmission scheme exhibiting a high efficiency and a large capacity and that achieves reduction in size and in power consumption. The transmissio...
|
|
WO/2009/042524A1 |
An ADC, such as a CT SD-ADC, includes a clock generation circuit that produces charging and discharging clock signals such that a settling time for an integrator in the ADC is increased. The clock signals may control a feedback SD-DAC in...
|
|
WO/2009/042012A1 |
In general, this disclosure describes techniques for capacitive digit-to-analog converter (CAPDAC) resetting in an implantable medical device (IMD) analog-to-digital converter (ADC). The CAPDAC of an IMD ADC may occasionally be reset to ...
|
|
WO/2009/042313A1 |
This disclosure describes a chopper-stabilized sigma-delta analog-to-digital converter (ADC). The ADC is configured to provide accurate output at low frequency with relatively low power. The chopper stabilized ADC substantially reduces o...
|
|
WO/2007/135928A9 |
Provided is a digital/analog conversion apparatus for converting a digital signal into an analog signal. The digital/analog conversion apparatus can generate a high-quality analog signal, even when elements configuring the digital/analog...
|
|
WO/2009/030933A1 |
A multi-bit digital to analogue converter is implemented by a switched-capacitor arrangement in which a reservoir capacitor (Cf) accumulates charge representing the desired analogue output signal (Vout+/Vout-). An array of further capaci...
|
|
WO/2009/022989A1 |
The present invention relates broadly to a system and method for bandpass sigma-delta modulation. The continuous time bandpass sigma-delta modulator comprises an electromechanical filter, a quantizer coupled to an output from the electro...
|
|
WO/2009/016337A1 |
The present invention provides a word length reduction circuit that makes use of the word length reduction error signal to dither the input to the circuit. The circuit comprises an input, for receiving an input signal; a word length redu...
|
|
WO/2009/011927A1 |
Apparatus and method for processing signals. A sigma-delta modulator is used. An adaptive dynamic range controller is configured to adaptively adjust the dynamic range of a signal output from the sigma-delta modulator.
|
|
WO/2009/012273A1 |
Techniques for enhancing the slew rate of an active circuit within a feedback circuit (such as a ADC) are described. In one design, a ADC includes an integrator, a slew rate enhancement circuit, and a control circuit. The integrator rece...
|
|
WO/2009/010583A2 |
The present invention relates to an electronic device for analog-to-digital conversion including a sigma-delta modulator (SD), a digital filter (FIL) for digital post processing of the output signal of the sigma-deltamodulator (SD), a mu...
|
|
WO/2008/155301A2 |
A modulator described herein provides digital modulation and direct digital-to-analog conversion capable of achieving 12-bit resolution or higherfor high frequency signals. The modulator comprises a digital modulator, conversion circuit,...
|
|
WO/2008/157002A1 |
Systems, methods, and devices are disclosed, such as an integrated semiconductor device that may include a data location (64) coupled to an electrical conductor, a delta-sigma modulator (88) coupled to the electrical conductor, a counter...
|
|
WO/2008/150864A2 |
A sigma-delta modulator is provided with a feedback digital-to-analog converter having less resolution than the quantizer, while providing a reduced length output word, requiring minimal additional internal processing, and shaping of the...
|
|
WO/2008/151265A1 |
A cross-coupled switched capacitor circuit that has two branches. During a first phase for the first branch, an input voltage is provided that causes charge to move through a resistor and to be placed onto a plate of the capacitor within...
|
|
WO/2008/137711A2 |
A cascaded delta-sigma modulator includes a first stage delta-sigma modulator having first adder (2) followed by first (3) and second (6) integrators, a second adder (4), and a quantizer (7) the output of which is fed back to the first a...
|
|
WO/2008/136908A1 |
A mismatch shaping ΔΣ analog to digital converter system includes a plurality of internal ΔΣ analog to digital submodulators to provide an output; a feedback circuit including a feedback digital to analog converter responsive to the ...
|
|
WO/2008/137655A1 |
A control system includes a nonlinear delta-sigma modulator, and the nonlinear delta- sigma modulator includes a nonlinear process model that models a nonlinear process in a signal processing system, such as a nonlinear plant. The nonlin...
|
|
WO/2008/137662A1 |
A signal processing system includes an analog-to-digital delta sigma modulator with a duty cycle modulator and a finite impulse response (FIR) filter in a main loop feedback path of the delta sigma modulator. The duty cycle modulator and...
|
|
WO/2008/132289A1 |
A delta-sigma A/D converter includes a D/A converter realized with a mixed-mode comb filter connected in a feedback loop from the output of the A/D converter to the input of the A/D converter. The D/A converter is configured to predistor...
|
|
WO/2008/129949A1 |
An AD converter converting an inputted analog signal into a digital signal is provided with an integrator outputting integrated waveforms obtained by sequentially integrating a signal level of the analog signal, a digital converting part...
|
|
WO/2008/129975A1 |
A DA converter for converting an inputted digital signal to an analog signal includes an integrator which outputs the value of integral of the digital signal every fixed cycle, a level comparison part which judges whether the value of in...
|
|
WO/2008/131185A1 |
The present patent application comprises a digital to analog converter reference circuit, comprising a capacitor connected to a current source, a positive terminal of the capacitor connected to a first switch, the first switch electrical...
|
|
WO/2008/123786A2 |
The solution according to the invention consisting in the modulation of the analog signal using the asynchronous Sigma-Delta modulator, counting periods of the reference clock during each pulse of the previously obtained square wave and ...
|
|
WO2008011274A9 |
The invention provides a method of mixing signals with an analog to digital converter (320) The analog to digital converter receives a plurality of analog signals (302, 312) First, the plurality of analog signals are respectively convert...
|
|
WO/2008/118279A1 |
A low-delay signal processing system and method are provided which includes a delta-sigma analog-to- digital converter, an oversampling processor, and a delta-sigma digital-to-analog converter. The delta- sigma analog-to-digital converte...
|
|
WO/2008/115166A1 |
The present invention is directed to a programmable loop filter, a method of programming the same and a sigma delta analog-to-digital converter (ADC) incorporating the programmable loop filter or the method. In one embodiment, the progra...
|
|
WO/2008/114236A2 |
A switched mode class- S power amplifier comprises a sigma-delta modulator with a digital input, a power switch connected to the output of the sigma-delta modulator providing the power amplifier output, and a feedback mechanism. The sigm...
|
|
WO/2008/112348A1 |
An electronic chip has a data input for receiving an input digital data signal with a data frequency, a plurality of switches, and a logic circuit operatively coupled with both the plurality of switches and the data input. The logic circ...
|
|
WO/2008/102091A2 |
A digital delta-sigma modulator including a signal input for receiving N-bit digital samples, digital filter means connected to the signal input for performing add/subtract and integration operations using redundant arithmetic encoding t...
|
|
WO/2008/094795A2 |
Various systems and methods for analog-to-digital conversion are disclosed. For example, some embodiments of the invention provide analog-to-digital conversion systems (400). The analog-to-digital conversion systems include a first integ...
|
|
WO/2008/090747A1 |
An angular velocity sensor with a stable output characteristic using a Σ-Δ analog-to-digital converter comprising an integrating device (62) for integrating charges outputted from an input switching device (44) and a digital-to-analog ...
|
|
WO/2008/077235A1 |
A digital linear transmitter for digital to analog conversion of a radio frequency signal. The transmitter includes a delta sigma (ΔΣ) digital to analog converter (DAC) and a weighted signal digital to analog converter in the transmit ...
|
