| Document |
Document Title |
|
WO/2007/125202A1 |
In this invention, the data are integrated into a square wave of frequency F which includes high (14) and low (15) crenellation, modulated by binary transitions (16, 17) which are representative of the data and then transmitted at a defi...
|
|
WO/2007/125366A2 |
Digital-to-Analogue Converters This invention generally relates to digital-to-analogue converters (DACs). More particularly it relates to differential, current-steering DACs with reduced small signal differential non-linearity. A differe...
|
|
WO/2007/113736A1 |
A digital signal converter (CNV) converts a digital input signal (PCM) into a pulse width modulated signal (PWM), which is a binary signal that comprises pulses of varying width. The digital signal converter can operate in a signal mode ...
|
|
WO/2007/103317A1 |
The disclosed technology provides systems and methods for encoding data based on a run-length-limited code and an error correction code to provide codewords. The codewords include RLL-encoded data that are produced based on the RLL code,...
|
|
WO/2007/080547A2 |
An encoding scheme generates an encoded nine bit code word from each input eight bit data word. The coding scheme is such that the encoded data words have advantageous properties, such as a minimum of two polarity transitions in each enc...
|
|
WO/2007/080635A1 |
Provided are a switching circuit for controlling an input signal to be converted whether into an RZ or NRZ signal synchronized with a clock signal for output, a first processing circuit that reads the input signal and outputs a first sig...
|
|
WO/2007/072277A2 |
Presently known d=l codes have long trains consisting of consecutive 2T runs and an overall high frequency of occurrence of the shortest 2T runs that reduce the performance of the bit detector. By using a code with an MTR constraint of 2...
|
|
WO/2007/027673A2 |
In accordance with the teachings of this disclosure, an Ethernet device is provided that draws current below a predetermined voltage, and as the voltage across the device exceeds the threshold, the device transforms into a high-impedance...
|
|
WO/2007/017618A1 |
A voltage regulation device adapted for connection to a varying electrical supply and to regulate the voltage supplied to certain selected circuits whose loads benefit from voltage regulation. The device comprises a PWM or phase angle sw...
|
|
WO/2007/010503A2 |
The present invention relates to a 4-level logic decoder for decoding n 4-level input data signals into n 2-bit signals. The 4-level logic decoder comprises n decoding circuits (120) with each decoding circuit comprising comparison circu...
|
|
WO/2006/092201A2 |
The invention relates to a bus system (1) for real-time communication between a higher-ranking unit (11,13) and at least one subordinate unit (1), said bus system being used to exchange address and data information via a bus (15). Accord...
|
|
WO/2006/062607A1 |
A method for error detection and correction comprising performing a first modulation error scan (310) of said modulation symbol, marking (305) data that fails to comply with a predetermined criteria, demodulating (303) said modulation sy...
|
|
WO/2006/051211A2 |
The invention relates to a method for broadcasting, in vocal form, a binary sequence of data by means of an electroacoustic transducer, characterised in that the transducer (5) is directly connected to a non-dedicated I/O port (PES) of a...
|
|
WO/2006/030366A1 |
This ID proposes synchronization patterns for RLL codes with a (repeated) minimum transition run (RMTR) constraint, where the synchronization pattern comprises a synchronization pattern-body that contains a characteristic bit-pattern tha...
|
|
WO/2006/030359A1 |
This invention relates to a method of converting a user bitstream into a coded bitstream by means of a runlengh limited (d, k) channel code where the channel code has a constraint of d=1. In order to ensure an improvement in bit detectio...
|
|
WO/2006/030349A1 |
Presently known codes have long trains consisting of consecutive 2T runs that reduce the performance of the bit detector. By using a code with an RMTR constraint of 2 an improvement in the bit detection is achieved. A code constructed in...
|
|
WO/2006/013496A1 |
A data processing circuit comprises an encoder circuit for encoding a data word, wherein each digit may have any one of three or more digit values. The data word is encoded so that digit counts in the data word satisfy predetermined crit...
|
|
WO/2006/000982A2 |
The present invention relates to an addressing architecture for parallel processing of recursive data. A basic idea of the present invention is to store a calculated new path metric at the memory location used by the old path metric, whi...
|
|
WO/2005/109651A1 |
A self-adaptable transmission line (SATL) (100) according to the present invention is implemented as a single signal path (100) coupled between an SATL transmitter (110) and an SATL receiver (120). The SATL transmitter (110) controls the...
|
|
WO/2005/109807A1 |
The invention relates to a method for serially transmitting data between a transmitter (10) and a receiver (11), wherein said data is expressed by means of predefined words (21, 22, 23) comprising consecutive bits each of which is in a l...
|
|
WO/2005/107199A2 |
In a data transmission system, binary data is transmitted by transmitting alternate high and low pulses of defined durations wherein: a first binary data bit is encoded by a high or low pulse having a first defined duration; and wherein ...
|
|
WO/2005/101404A1 |
A loss of performance of slicer adaptation at high capacities due to the mismatch between the exact bits used in the computation of the RDS for the DC-control on the one hand and the often erroneous threshold decisions that are prelimina...
|
|
WO/2005/099207A1 |
When a transmitting-end device connected to a network system outputs a bi-phase shift keyed digital signal, a digital signal detecting circuit at a receiving end is complicated. Then, an interface apparatus (4) intervening between the tr...
|
|
WO/2005/098851A1 |
The invention relates to a modulation code system and methods of encoding and decoding a signal to be used for data transmission or data storage. Such systems comprise an encoder (100) for transforming an original signal s into an encode...
|
|
WO/2005/098855A1 |
The invention relates to a modulation code system and a corresponding modulation method. Said modulation system comprises an encoder (100) for transforming an original signal (s) into an encoded signal (c) satisfying predefined second co...
|
|
WO/2005/096506A1 |
A transmission code which packs six bits of data and four control vectors into an eight-bit format is presented. A direct current (DC)-balanced 6B/8B transmission code is produced from an input data stream that includes one or more six-b...
|
|
WO/2005/077034A2 |
A high speed serializer-deserializer (SerDes) that passes significantly more data through a channel for a given analog bandwidth and signal-to-noise ratio. This SerDes technique involves converting a plurality of bits to be transferred t...
|
|
WO/2005/074219A1 |
In a data section, symbols are mapped in such a way that the polarities of the signal levels of the symbols are alternated. In the header section, the symbols include a discrimination symbol for discriminating the header section from the...
|
|
WO/2005/074220A1 |
A data transmitter (10) receives transmission data subjected to biphase mark modulation and outputted from a transmission-side device. A biphase decoding section (12) subjects the received transmission data to biphase mark demodulation. ...
|
|
WO/2005/071676A2 |
The present invention relates to a method and a corresponding device for embedding a secondary information signal in a channel data stream of encoded primary information signal. In order to make it more difficult for unauthorized persons...
|
|
WO/2005/069281A2 |
The present invention relates to a method and apparatus for controlling at least one readout parameter of a magneto-optical domain expansion recording medium. An average detected runlength of the reading signal is monitored, and an error...
|
|
WO/2005/055229A1 |
The present invention relates to a symbol detection apparatus for detecting the symbol values of a two-dimensional channel data stream recorded on a record carrier, said channel data stream comprising a set of contiguous symbol strips (B...
|
|
WO/2005/050649A2 |
An apparatus generates outgoing data (OD) to be provided on an optical disk (1) in a burst cutting area (2). The burst cutting area (2) further comprises markings (3) which cause a marking frequency spectrum (MFS) when reading out the bu...
|
|
WO/2005/043533A1 |
A data detector system illuminates a spot (21) centred on a centroid between three symbols (20) in a hexagonal lattice. The lattice does not include guard bands and so there is a high data density. A data detector uses sum-product proces...
|
|
WO/2005/041164A1 |
In the case of a method and a device for transmitting data units by way of a transmission medium that comprises at least three adjacent transmission lines, first of all a plurality of codes is supplied. Each code has a number of code sec...
|
|
WO/2005/038479A2 |
A dual phase pulse modulation (DPPM) decoder circuit (Fig. 4) processes a DPPM signal (43), which is in the form of a series of high and low pulses (Fig. 2B) whose pulse widths represent successive groups of M data bits, so as to recover...
|
|
WO/2005/038645A2 |
A product-sum operation circuit includes a pulse width/digital conversion circuit (9) which converts a pulse signal having a pulse width representing an operand value into a digital signal, a sorting circuit (4) which outputs, in descend...
|
|
WO/2005/039054A2 |
An dual phase pulse modulation (DPPM) encoder circuit (Fig. 3) converts data (11) into a series of high and low signal pulses (33; Fig. 2B), each of whose time durations or pulse widths represents a group of M data bits, with the alterna...
|
|
WO/2005/036805A2 |
A system configured to transmit and receive data signals over a data link in serial fashion using dual phase pulse modulation (DPPM) is described. The data link may be, for example, a one or two wire unshielded twisted pair (UTP) cable. ...
|
|
WO/2005/032680A2 |
This invention provides an apparatus and methods to provide a game system utilizing a normal household DVD player. The apparatus typically uses multiple remote controls and a game disc to provide an interactive game such as a quiz game. ...
|
|
WO2005004358B1 |
There is provided an optical duobinary (ODB) transmission system, including a duobinary precoder receiving data signals and converting the signals into first and second different digital signals each composed of two level voltages; a duo...
|
|
WO/2005/020440A1 |
A method and apparatus are provided for encoding digital information. A sequence of successive data words are encoded into a sequence of successive code words according to a code, such that a running digital sum (RDS) of the sequence of ...
|
|
WO/2005/008898A1 |
Managing a primary bit stream involves converting a qB/rB encoded bit stream to an xB/yB encoded bit stream and multiplexing an additional bit stream with the xB/yB encoded bit stream at a transmission side of a link. The additional bit ...
|
|
WO/2005/006552A1 |
A data transmission circuit includes a voltage/current conversion circuit for converting first binary voltage data of n bits (n is an integer not smaller than 2) into multinary current data of 2n value and outputting it to a single data ...
|
|
WO/2004/105252A1 |
The present invention relates to an encoding apparatus and a corresponding method for two-dimensionally encoding user data of a user data stream into channel data of a channel data stream along a two-dimensional channel strip of at least...
|
|
WO/2004/100420A2 |
A compression and decompression method and apparatus comprising an at least one data source (100) providing a stream of data to an at least one data destination (150), employing an at least one pattern classifier (110) processing the str...
|
|
WO/2004/086629A1 |
A pulse width modulator (10) for converting a digital signal into a PWM signal, comprising a plurality of integrators (11) with integrator gains (12) arranged in series, a comparator (17) for comparing the output of the last integrator (...
|
|
WO/2004/075441A1 |
A method and apparatus to improve modulation efficiency. A symbol (100) is created in which the relative position of a second pulse (104) to a first pulse (102) within a symbol period encodes at least one bit. The symbol is transmitted a...
|
|
WO/2004/066294A1 |
The present invention relates to a method of copy protecting optical discs, such as CD-ROMs. Instead of encoding data onto the CD-ROMs in a manner which ensures balanced dc content, for copy protection the digital data is encoded and rec...
|
|
WO/2004/047085A1 |
There is provided a method for encoding a random bit stream in two-dimensions for storage on a storage medium. The random bit stream is encoded (3310) using Variable Aperture Coding (VAC) so as to generate a constant amplitude, varying p...
|
