Title:
SYSTEM AND METHOD FOR INSPECTING WAFERS
Document Type and Number:
Japanese Patent JP2019049556
Kind Code:
A
Abstract:
To provide an inspection system for inspecting semiconductor wafers.SOLUTION: An inspection system includes an illumination setup 28, 30 for providing broadband illumination. The broadband illumination can be of different contrasts, such as brightfield and darkfield broadband illumination. The inspection system further includes a first image capture device 32 and a second image capture device 34, each being configured to receive broadband illumination so as to capture images of a semiconductor wafer while the semiconductor wafer is in motion. The system has a number of tube lenses for enabling collimation of the broadband illumination. The system also has a stabilizing mechanism and an objective lens assembly 40.SELECTED DRAWING: Figure 8
Inventors:
AJHARALI AMANULLAH
LIN JING
GE HAN CHENG
WONG KOK WENG
LIN JING
GE HAN CHENG
WONG KOK WENG
Application Number:
JP2018179667A
Publication Date:
March 28, 2019
Filing Date:
September 26, 2018
Export Citation:
Assignee:
SEMICONDUCTOR TECH & INSTRUMENTS PTE LTD
International Classes:
G01N21/956
Domestic Patent References:
| JP2006525523A | 2006-11-09 | |||
| JPS58204344A | 1983-11-29 | |||
| JP2005214978A | 2005-08-11 | |||
| JP2001183301A | 2001-07-06 | |||
| JP2007149837A | 2007-06-14 | |||
| JPH02170279A | 1990-07-02 |
Foreign References:
| US20070273945A1 | 2007-11-29 | |||
| US5822055A | 1998-10-13 | |||
| US6829559B2 | 2004-12-07 | |||
| US20050094136A1 | 2005-05-05 |
Attorney, Agent or Firm:
Kazuo Moriya