Title:
半導体装置、及び通信制御方法
Document Type and Number:
Japanese Patent JP4998699
Kind Code:
B2
Abstract:
The present invention relates to a technique capable of establishing communications between cores, which can provide a large degree of freedom of clock frequencies settable in each core, and thus providing deterministic operation, small communication latency, and high reliability. An object of the present invention is to provide a semiconductor device with high reliability, by analyzing factors affecting the performance of the semiconductor device, based on the communication histories within the semiconductor device, and reflecting the analysis back to the next generation semiconductor devices. The improved semiconductor device includes a core A for transmitting data in sync with the clock signal clkA, a core B for receiving data in sync with the clock signal clkB coincided with the rising or falling of the clock signal clkA in a constant period, and a controller for controlling communications between the core A and the core B. The controller controls in such way that the core B can receive only the data arriving prior to the setup of the clock signal clkB. The controller stores the history on a communication status between cores.
More Like This:
Inventors:
Mitsufumi Shibayama
Koichi Nose
Mizuno Masayuki
Koichi Nose
Mizuno Masayuki
Application Number:
JP2006535225A
Publication Date:
August 15, 2012
Filing Date:
September 16, 2005
Export Citation:
Assignee:
NEC
International Classes:
H04L7/00; G06F1/12; G06F13/42
Domestic Patent References:
| JP2001077797A | 2001-03-23 | |||
| JPH07306827A | 1995-11-21 |
Attorney, Agent or Firm:
Katsumi Utaka