Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
DEPTH/WIDTH ADJUSTABLE FIFO BUFFER FOR VARIABLE WIDTH DATA TRANSFER
Document Type and Number:
Japanese Patent JPH08235850
Kind Code:
A
Abstract:

To obtain the depth/width adjustable FIFO buffer which is applicable for the transfer of variable width data.

A FIFO buffer (65) has read/write registers (73 and 75) consisting of two parts, which are controlled independently to transfer 16-bit or 32-bit words without wasting the register space in the FIFO buffer (65) even when the 16-bit words are transferred. When the 16-bit words are transferred by narrowing down the FIFO buffer (65), the storage space is made deep. Consequently, the FIFO buffer register (72) can be used at a maximum whichever of the 16-bit parallel data and 32-bit parallel data are interfaced. The FIFO buffer (65) is a buffer which serves as a slave only for a host processor and can not start data output to the FIFO buffer (65), but the structure can be held simple and small-sized.


More Like This:
JPS6045993MEMORY CARD
JPH0965125PICTURE DATA PROCESSOR
Inventors:
REONIDO SUMORANSUKII
SHIYAI KOWARU
ABUNAA GOREN
DEBITSUDO GARANTEI
Application Number:
JP1995000346248
Publication Date:
September 13, 1996
Filing Date:
December 13, 1995
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
MOTOROLA INC
International Classes:
G11C7/00; G06F5/06; G06F9/38; (IPC1-7): G11C7/00; G06F5/06
Attorney, Agent or Firm:
大貫 進介 (外1名)