Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
CMOS SHCMITT TRIGGER CIRCUIT
Document Type and Number:
Japanese Patent JPS61144116
Kind Code:
A
Abstract:

PURPOSE: To generate a hystereis voltage with good reproducibility by making an ON-resistance of N-channel and P-channel transistors (TRs) depending on each threshold voltage so as to decrease the effect of the threshold value of the TRs.

CONSTITUTION: When the input voltage rises and increases more than the threshold voltage of the N-channel TR9, the TR9 is turned on. The voltage of a drain 25 depends on the ON-resistance of the P-channel TR7 and the N-channel TRs 9, 11. Since the ON-resistance of the N-channel TRs 9, 11 depends on its threshold voltage and the ON-resistance of the P-channel TR7 depends on the threshold voltage, the change in the resistance value of the N/P-channel TRs due to the change in the threshold voltage moves in the same direction.


Inventors:
TSUBOTA TOSHIO
AOKI KAZUMICHI
Application Number:
JP1984000266745
Publication Date:
July 01, 1986
Filing Date:
December 18, 1984
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
NEC CORP
International Classes:
H03K3/353; H03K3/027; (IPC1-7): H03K3/027; H03K3/353



 
Previous Patent: JPS61144115

Next Patent: CMOS SHCMITT TRIGGER CIRCUIT