PURPOSE: To make the peak steep by increasing a terminal potential of a ladder resistor for analog conversion by '1' in a function generator counting clocks, outputting as it is the count when the MSB is '0' and outputting the inversion when '1'.
CONSTITUTION: The MSB of a counter 1 is connected to one input of an EXOR circuit to invert each bit output, and connected to a terminal 6i of a ladder resistor adding each bit and converting the result into an analog value. Thus, in giving a clock to the counter 1 for counting, while the level of the MSB is at '0', the count passes as it is through EXORs 2∼5, an analog voltage is produced at the ladder resistor 6 and the result is outputted as a rising step wave. When the MSB reaches '1', the bit of the EXORs 2∼5 is inverted and the potential of the terminal 6i of the ladder resistor 6 is increased by one step, then the output level is increased by one step. As the count is advanced, the trailing is progressed.
JPH06196976 | SIGNAL GENERATOR |
Next Patent: DOWN-EDGE DETECTION CIRCUIT USING JOSEPHSON JUNCTION