Title:
HIGH-LEVEL SYNTHESIS DATA GENERATION APPARATUS, HIGH-LEVEL SYNTHESIZER, HIGH-LEVEL SYNTHESIS DATA GENERATION METHOD, AND PROGRAM
Document Type and Number:
Japanese Patent JP2015076013
Kind Code:
A
Abstract:
PROBLEM TO BE SOLVED: To suppress leakage of know-hows.SOLUTION: An analysis unit 2 analyzes a source code D1 that is semiconductor device design data and generates information (CDFG information D2) showing data and a control flow in a semiconductor device. A high-level-synthesis-data generation unit 4 acquires intermediate data (object file D8) obtained by compiling the source code D1. The analysis unit 2 generates intermediate data (object file D9) in which the CDFG information D2 generated by the analysis unit 2 is incorporated into the object file D8, and outputs the intermediate data (object file D9) as high-level synthesis data.
Inventors:
YASUNAKA ATSUSHI
NIRAZUKA KIMITOSHI
NIRAZUKA KIMITOSHI
Application Number:
JP2013213145A
Publication Date:
April 20, 2015
Filing Date:
October 10, 2013
Export Citation:
Assignee:
FUJITSU SEMICONDUCTOR LTD
International Classes:
G06F17/50
Domestic Patent References:
| JP2007193529A | 2007-08-02 | |||
| JP2011129020A | 2011-06-30 | |||
| JP2011022690A | 2011-02-03 |
Other References:
池上達也 外１名: "MIPSアセンブリを中間表現とする高位合成", 平成２０年度情報処理学会関西支部大会講演論文集 [ONLINE], JPN6017015483, 2008, ISSN: 0003677586
Attorney, Agent or Firm:
Takeshi Hattori
Previous Patent: METHOD OF SIMULATING FILLER-LOADED RUBBER
Next Patent: INFORMATION PROCESSOR, INFORMATION PROCESSING METHOD AND COMMUNICATION SYSTEM
Next Patent: INFORMATION PROCESSOR, INFORMATION PROCESSING METHOD AND COMMUNICATION SYSTEM