Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
MEMORY INITIALIZATION CONTROL SYSTEM
Document Type and Number:
Japanese Patent JP3821911
Kind Code:
B2
Abstract:

PROBLEM TO BE SOLVED: To eliminate the necessity of initializing processing of contents stored in a memory at the time of starting the system or starting various processing.
SOLUTION: When normal data are written in a required address of a DRAM 202, a circuit 204 sets up the value of a guarantee bit data stored in an address of a DRAM 203 corresponding to the required address of the DRAM 202 to a value indicating a written state. Since guarantee bit data stored in respective addresses of the DRAM 203 are surely set up to '000' or '111' immediately after turning on a power supply, the value indicating the written state is set up to a value other than these values '000' and '111'. When the value of the guarantee bit data stored in the address of the DRAM 203 corresponding to the required address of the DRAM 202 indicates the written state in the case of reading out normal data from the required address of the DRAM 202 thereafter, the normal data read out from the DRAM 202 are outputted to a data bus 207, and in the other case, a fixed value '0' is outputted to the data bus 207 as read data.


Inventors:
Naoki Yamazaki
Application Number:
JP11450897A
Publication Date:
September 13, 2006
Filing Date:
May 02, 1997
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
富士通株式会社
International Classes:
G06F12/16; G06F1/24; G06F12/00; G11C11/4072; (IPC1-7): G06F12/16; G06F1/24; G06F12/00
Domestic Patent References:
JP59186015A
JP60031665A
JP2017556A
JP1173166A
Attorney, Agent or Firm:
Yoshiyuki Osuga
Motoaki Hisagi