Title:
NONVOLATILE SEMICONDUCTOR MULTI-VALUE MEMORY
Document Type and Number:
Japanese Patent JPH11185484
Kind Code:
A
Abstract:
To read multi-value information at a high speed in a comparatively simple constitution.
The memory comprises memory blocks 41-4N allowing read data composed of multi-value information to simultaneously be read multiply (M data), and analog switches 21-2N each for selectively outputting one of the read data at desired timing every memory block so that before beginning the data output period of corresponding analog switch outputting read data, memory cells to be subjected to read in each memory block are selected to output read data.
More Like This:
Inventors:
OKAMOTO FUMITAKA
KITAGAWA TAKAJI
SASAI TOSHIHIRO
KITAGAWA TAKAJI
SASAI TOSHIHIRO
Application Number:
JP33971097A
Publication Date:
July 09, 1999
Filing Date:
December 10, 1997
Export Citation:
Assignee:
NEUCORE TECHNOL INC
International Classes:
G11C11/41; G11C11/401; G11C11/56; G11C16/02; G11C27/00; H01L21/8247; H01L27/115; H01L29/788; H01L29/792; (IPC1-7): G11C16/02; G11C11/41; G11C11/401; G11C11/56; G11C27/00; H01L27/115; H01L21/8247; H01L29/788; H01L29/792
Attorney, Agent or Firm:
Masaki Yamakawa (5 outside)
Previous Patent: ASSOCIATIVE MEMORY RETRIEVAL CIRCUIT
Next Patent: SELF CLOCK LOGIC CIRCUIT AND METHOD FOR LATCHING ITS OUTPUT SIGNAL
Next Patent: SELF CLOCK LOGIC CIRCUIT AND METHOD FOR LATCHING ITS OUTPUT SIGNAL