Title:
WATCHDOG TIMER, MICROCOMPUTER WITH THE SAME BUILT THEREIN, AND CONTROL METHOD FOR PREVENTING RUNAWAY OF MICROCOMPUTER
Document Type and Number:
Japanese Patent JP2002189614
Kind Code:
A
Abstract:
To provide a watchdog timer with high security and unimpaired versatility.
A WDT(watchdog timer) counter 11 counts input clock 101, and outputs an overflow signal 105 when the count exceeds a prescribed overflow value. A WDT control register 12 outputs a termination control signal 106 and an operation control signal 107 for the WDT counter 11, and a reset signal output enable 108 and an NMI(nonmaskable interrupt) signal output enable 109 for selecting an output signal of an output control circuit 13. The control circuit 13 outputs a reset signal 110 or an NMI signal 111, by receiving the overflow signal 105 from the WDT counter 11 and the output enable 108 or 109 from the control register 12.
More Like This:
| JPS5812057 | CONTROL SYSTEM FOR ELECTRONIC COMPUTER |
| WO/2008/103602 | TRAFFIC ROUTING |
| JPS6180341 | STATIC RANDOM ACCESS MEMORY DEVICE |
Inventors:
INUDO SEIYA
Application Number:
JP2000390716A
Publication Date:
July 05, 2002
Filing Date:
December 22, 2000
Export Citation:
Assignee:
NEC MICROSYSTEMS LTD
International Classes:
G06F11/00; G06F11/30; (IPC1-7): G06F11/30
Attorney, Agent or Firm:
Yamashita