Title:
基準周波数生成回路、半導体集積回路、電子機器
Document Type and Number:
Japanese Patent JP5280449
Kind Code:
B2
Abstract:
An oscillator circuit increases and reduces signal levels of first and second oscillation signals in a complementary manner in response to a transition of a signal level of a reference clock. An oscillation control circuit compares each of the signal levels of the first and second oscillation signals to a comparison voltage, and causes the signal level of the reference clock to transition according to results of the comparison. A reference control circuit increases or reduces the comparison voltage so that a difference between a signal level of an intermediate signal which is proportional to respective swings of the first and second oscillation signals and a reference voltage is reduced.
More Like This:
WO/2002/082632 | AMPLITUDE-LEVELED WIDE-RANGE SOURCE-COUPLED OSCILLATOR |
WO/2002/084871 | METHOD AND APPARATUS FOR GENERATNG PULSES FROM ANALOG WAVEFORMS |
JP3809871 | OSCILLATOR |
Inventors:
Yusuke Tokunaga
Shiro Sakiyama
Matsunori Akinori
Shiro Michimasa
Shiro Sakiyama
Matsunori Akinori
Shiro Michimasa
Application Number:
JP2010523719A
Publication Date:
September 04, 2013
Filing Date:
March 23, 2009
Export Citation:
Assignee:
Panasonic Corporation
International Classes:
H03K3/0231; H03K3/354; H03K4/06; H03L1/02
Domestic Patent References:
JPH06177719A | 1994-06-24 | |||
JP2007329855A | 2007-12-20 |
Attorney, Agent or Firm:
Maeda patent office
Hiroshi Maeda
Hiroshi Takeuchi
Takahisa Shimada
Yuji Takeuchi
Katsumi Imae
Kazunari Ninomiya
Tomoo Harada
Seki Kei
Yasuya Sugiura
Daisuke Kawabe
Masanori Hasegawa
Tsuguya Iwashita
Koji Fukumoto
Ryo Maeda
Mawaki Hachizo
Yukichi Matsunaga
Kenji Kawakita
Shohei Okazawa
Hiroshi Maeda
Hiroshi Takeuchi
Takahisa Shimada
Yuji Takeuchi
Katsumi Imae
Kazunari Ninomiya
Tomoo Harada
Seki Kei
Yasuya Sugiura
Daisuke Kawabe
Masanori Hasegawa
Tsuguya Iwashita
Koji Fukumoto
Ryo Maeda
Mawaki Hachizo
Yukichi Matsunaga
Kenji Kawakita
Shohei Okazawa