Title:
ANALOG-TO-DIGITAL CONVERSION METHOD, ANALOG-TO-DIGITAL CONVERTER, AND BASE STATION
Document Type and Number:
WIPO Patent Application WO/2023/065599
Kind Code:
A1
Abstract:
The present disclosure provides an analog-to-digital conversion method applied to an analog-to-digital converter. The analog-to-digital conversion method comprises: amplifying, for any clock cycle by means of an inter-stage gain amplifier, a first residual stored in a sampling capacitor corresponding to a first analog-to-digital conversion channel, and sampling the amplified first residual by means of a second-stage sub-analog-to-digital converter corresponding to the first analog-to-digital conversion channel; sampling and quantifying an analog signal by means of a first-stage sub-analog-to-digital converter, and storing an obtained second residual into a sampling capacitor corresponding to a second analog-to-digital conversion channel; and generating a digital signal according to an output signal of the first-stage sub-analog-to-digital converter and output signals of a plurality of second-stage sub-analog-to-digital converters, wherein for any two adjacent clock cycles, an analog-to-digital conversion channel serving as a second analog-to-digital conversion channel in the current clock cycle serves as a first analog-to-digital conversion channel in the next clock cycle. The present disclosure also provides an analog-to-digital converter and a base station.
More Like This:
WO/2014/061117 | A/D CONVERTER |
JP6093265 | Semiconductor device |
JPH0779243 | [Title of Invention] Over-Sample A / D Converter |
Inventors:
CAI RENHUAN (CN)
GUO ANQIANG (CN)
YANG SHANGZHENG (CN)
WANG JIAN (CN)
GUO ANQIANG (CN)
YANG SHANGZHENG (CN)
WANG JIAN (CN)
Application Number:
PCT/CN2022/083291
Publication Date:
April 27, 2023
Filing Date:
March 28, 2022
Export Citation:
Assignee:
SANECHIPS TECH CO LTD (CN)
International Classes:
H03M1/38
Foreign References:
CN111294048A | 2020-06-16 | |||
CN111064469A | 2020-04-24 | |||
CN104753533A | 2015-07-01 | |||
US8878707B1 | 2014-11-04 |
Other References:
包天罡 (BAO, TIANGANG): "10bit 500MS/s Pipeline-SAR ADC的设计 (Design of a 10bit 500MS/s Pipeline-SAR ADC)", 中国优秀博硕士学位论文全文数据库(硕士) 信息科技辑 (CHINESE SELECTED DOCTORAL DISSERTATIONS AND MASTER'S THESES FULL-TEXT DATABASES (MASTER), INFORMATION SCIENCE AND TECHNOLOGY), no. 06, 15 June 2020 (2020-06-15), ISSN: 1674-0246
周浩 等 (ZHOU, HAO ET AL.): "一种采用时间交织结构的低功耗Pipelined SAR模数转换器设计 (Design of a Time-Interleaved Low Power Pipelined SAR ADC)", 复旦学报(自然科学版) (JOURNAL OF FUDAN UNIVERSITY(NATURAL SCIENCE)), vol. 54, no. 02, 15 April 2015 (2015-04-15), pages 184 - 189, ISSN: 0427-7104
周浩 等 (ZHOU, HAO ET AL.): "一种采用时间交织结构的低功耗Pipelined SAR模数转换器设计 (Design of a Time-Interleaved Low Power Pipelined SAR ADC)", 复旦学报(自然科学版) (JOURNAL OF FUDAN UNIVERSITY(NATURAL SCIENCE)), vol. 54, no. 02, 15 April 2015 (2015-04-15), pages 184 - 189, ISSN: 0427-7104
Attorney, Agent or Firm:
TEE & HOWE INTELLECTUAL PROPERTY ATTORNEYS (CN)
Download PDF: