Title:
DRIVING METHOD OF SYNAPSE CIRCUIT
Document Type and Number:
WIPO Patent Application WO/2021/066100
Kind Code:
A1
Abstract:
Provided is a driving method of a simplified synapse circuit. When a first pre-spike pulse precedes a first post-spike pulse, a second pre-spike pulse from an input circuit 20a is used as a time window in which writing of a connection weight is permitted, and the first post-spike pulse from a neuron circuit 17 is used as a writing pulse of a writing timing control for the connection weight. When the first post-spike pulse precedes the first pre-spike pulse, a second post-spike pulse from the neuron circuit 17 is used as a time window, and the first pre-spike pulse from the input circuit 20a is used as a writing pulse. The second pre-spike pulse and the second post-spike pulse are respectively synchronized with the first pre-spike pulse and the first post-spike pulse to be output.
More Like This:
Inventors:
MA YITAO (JP)
ENDOH TETSUO (JP)
ENDOH TETSUO (JP)
Application Number:
PCT/JP2020/037440
Publication Date:
April 08, 2021
Filing Date:
October 01, 2020
Export Citation:
Assignee:
UNIV TOHOKU (JP)
International Classes:
H01L43/08; G06N3/04; G06N3/063; G11C11/16; G11C11/54; H01L21/8239; H01L21/8244; H01L27/105; H01L27/11; H01L29/82
Domestic Patent References:
| WO2013111200A1 | 2013-08-01 | |||
| WO2019189895A1 | 2019-10-03 |
Foreign References:
| US20180107922A1 | 2018-04-19 |
Other References:
TANAKA, HIDEKI ET AL.: "Evaluation of a CMOS Spiking Neural Network LSI with STDP Function", IEICE TECHNICAL REPORT, vol. 107, no. 328, 11 November 2007 (2007-11-11), pages 37 - 42, ISSN: 0913-5685
Attorney, Agent or Firm:
DORAIT IP LAW FIRM (JP)
Download PDF:
Previous Patent: RUN-FLAT TIRE
Next Patent: NEGATIVE ELECTRODE ACTIVE MATERIAL LAYER AND METHOD FOR MANUFACTURING NEGATIVE ELECTRODE ACTIVE MATE...
Next Patent: NEGATIVE ELECTRODE ACTIVE MATERIAL LAYER AND METHOD FOR MANUFACTURING NEGATIVE ELECTRODE ACTIVE MATE...