Title:
MEMORY, PROGRAMMING METHOD AND PROGRAMMING VERIFICATION METHOD FOR MEMORY, AND MEMORY SYSTEM
Document Type and Number:
WIPO Patent Application WO/2023/028846
Kind Code:
A1
Abstract:
A memory, a programming method and programming verification method for a memory, and a memory system. The programming verification method comprises: obtaining an ith verification result of an ith programming verification operation, a programming state range of the ith programming verification operation being an nth state to an (n+k)th state, i and n being positive integers, k being a natural number, and the (n+k)th state being less than or equal to the highest programming state of the memory (S100); according to a verification subresult of the nth state and a verification subresult of the (n+k)th state in the ith verification result, determining a programming state range to be verified in an (i+1)th programming verification operation (S110); and according to the determined programming state range to be verified in the (i+1)th programming verification operation, performing the (i+1)th programming verification operation (S120).
Inventors:
GUO XIAOJIANG (CN)
Application Number:
PCT/CN2021/115699
Publication Date:
March 09, 2023
Filing Date:
August 31, 2021
Export Citation:
Assignee:
YANGTZE MEMORY TECH CO LTD (CN)
International Classes:
G11C16/34
Foreign References:
CN105390157A | 2016-03-09 | |||
CN110349607A | 2019-10-18 | |||
CN101123118A | 2008-02-13 | |||
CN110136766A | 2019-08-16 | |||
US20210065826A1 | 2021-03-04 |
Attorney, Agent or Firm:
CHINA PAT INTELLECTUAL PROPERTY OFFICE (CN)
Download PDF:
Previous Patent: PREPARATION METHOD FOR 3D MEMORY
Next Patent: MEMORY DEVICES HAVING VERTICAL TRANSISTORS AND METHODS FOR FORMING THE SAME
Next Patent: MEMORY DEVICES HAVING VERTICAL TRANSISTORS AND METHODS FOR FORMING THE SAME