Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
METHOD AND CIRCUIT FOR MEASURING RETENTION TIME OF TIME SEQUENCE UNIT
Document Type and Number:
WIPO Patent Application WO/2021/238838
Kind Code:
A1
Abstract:
A method and circuit for measuring the retention time of a time sequence unit. The method comprises: determining a first period value, a second period value and a third period value of a clock signal separately, wherein the first period value is a critical period of the clock signal when a time sequence unit (170) to be measured is able to correctly receive a data signal under a first test path, the second period value is a critical period of the clock signal when a delay detection module (140) is able to correctly receive the data signal under a second test path, and the third period value is a critical period of the clock signal when the delay detection module (140) is able to correctly receive the data signal under a third test path (S210); and determining the retention time of the time sequence unit according to the first period value, the second period value and the third period value (S220).

Inventors:
PENG MINQIANG (CN)
YE SHENG (CN)
Application Number:
PCT/CN2021/095441
Publication Date:
December 02, 2021
Filing Date:
May 24, 2021
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
ZTE CORP (CN)
International Classes:
G01R31/317; G01R31/28; G11C29/56
Foreign References:
CN110033819A2019-07-19
CN105759195A2016-07-13
CN105629158A2016-06-01
CN106771965A2017-05-31
CN103440882A2013-12-11
CN106771990A2017-05-31
CN104134463A2014-11-05
US20080071489A12008-03-20
EP1176607A22002-01-30
JP2003058273A2003-02-28
US20090323447A12009-12-31
US20080141198A12008-06-12
Attorney, Agent or Firm:
TEE&HOWE INTELLECTUAL PROPERTY ATTORNEYS (CN)
Download PDF: