Title:
METHOD AND SYSTEM FOR CONFIGURING CHIP CONNECTION MEANS
Document Type and Number:
WIPO Patent Application WO/2019/242783
Kind Code:
A2
Abstract:
Disclosed is a method for configuring a chip connection means, said method comprising: obtaining a data processing standard associated with a target device, and determining a node chip set, composed of a plurality of node chips, required to satisfy the data processing standard, each node chip among the plurality of node chips being capable of operating according to any operating mode among a plurality of operating modes; dividing a layout area according to a function structure of the target device, and determining target areas used for accommodating the node chip set; determining an operating mode of each node chip among the plurality of node chips within the node chip set according to area attributes of the target areas, and determining connection relationships between the plurality of node chips according to location attributes of the target areas and the operating mode of each node chip; determining a wiring means of connection lines within the target areas according to the connection relationships between the plurality of node chips; determining a location of each node chip within the target areas according to the wiring means, and implementing single-layer wiring connections of the node chip set.
Inventors:
YANG CUNYONG (CN)
YANG YING (CN)
YANG YING (CN)
Application Number:
PCT/CN2019/102028
Publication Date:
December 26, 2019
Filing Date:
August 22, 2019
Export Citation:
Assignee:
BITMAIN TECH INC (CN)
International Classes:
G06F17/50
Attorney, Agent or Firm:
CHINA SCIENCE PATENT & TRADEMARK AGENT LTD. (CN)
Download PDF:
Previous Patent: MICRO-SCALE ABRASIVE GRAIN LEVELLING PARAMETER ONLINE PRECISION CONTROL METHOD
Next Patent: MULTI-NODE CHIP CONNECTION SYSTEM
Next Patent: MULTI-NODE CHIP CONNECTION SYSTEM