Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
SEMICONDUCTOR DEVICE
Document Type and Number:
WIPO Patent Application WO/2021/064764
Kind Code:
A1
Abstract:
A semiconductor device provided with a plurality of logic units connected to each other, each logic unit being provided with an asynchronous memory unit for which address lines of the logic unit are connected to data lines of another logic unit, wherein a first logic unit, by using the address lines, receives a clock signal and data output from a second logic unit disposed on the subsequent stage to the first logic unit at a different timing from the rising edge or falling edge of the clock signal, and outputs data stored in the asynchronous memory unit in accordance with address input which is the clock signal or in accordance with address input which is the data output from the second logic unit.

Inventors:
KATSU Mitsunori (11-2 Nakamaru-ch, Itabashi-ku Tokyo 26, JP)
YOSHIDA Hideaki (11-2 Nakamaru-ch, Itabashi-ku Tokyo 26, JP)
KOIZUMI Hiroaki (11-2 Nakamaru-ch, Itabashi-ku Tokyo 26, JP)
SEKIGUCHI Shoichi (7-19, Kyobashi 2-chom, Chuo-ku Tokyo 31, JP)
FUJIKAWA Iwao (7-19, Kyobashi 2-chom, Chuo-ku Tokyo 31, JP)
Application Number:
JP2019/038439
Publication Date:
April 08, 2021
Filing Date:
September 30, 2019
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
TAIYO YUDEN CO., LTD. (Kyobashi 2-chome Chuo-ku Tokyo, 31, JP)
TRL CORPORATION (Nakamaru-cho Itabashi-ku Tokyo, 26, JP)
International Classes:
H03K19/177; H01L21/82
Attorney, Agent or Firm:
TAKAHASHI Shinji (Fukasawa 4-chome Setagaya-k, Tokyo 81, JP)
Download PDF: