Title:
SEMICONDUCTOR INTEGRATED CIRCUIT, AND POWER SUPPLY CONTROL SYSTEM PROVIDED WITH A PLURALITY OF SEMICONDUCTOR INTEGRATED CIRCUITS
Document Type and Number:
WIPO Patent Application WO/2015/029293
Kind Code:
A1
Abstract:
A semiconductor integrated circuit (10) is supplied with a power supply voltage (Vsrc) at a level corresponding to an analog signal (Vfb) from a power supply apparatus (5) that generates the power supply voltage. The semiconductor integrated circuit is provided with: an output section (24) that is capable of outputting, as the analog signal, an output voltage signal (Sin) indicating the power supply voltage; an input section (26), which has an input interface having the same specifications as those of an output interface of the output section, and which is capable of receiving an input signal (Vin) inputted from the outside of the semiconductor integrated circuit, said input signal indicating the voltage; and a voltage control circuit (28) that generates an output voltage signal (Sout) on the basis of the input signal, and operation voltage information indicating a voltage needed to operate the semiconductor integrated circuit.
Inventors:
OKAJIMA YOSHINORI
ICHINOMIYA TAKAHIRO
TANAKA KAZUHISA
TANIYAMA MASAYUKI
HARAYAMA HIDEMI
YADO TAKESHI
ICHINOMIYA TAKAHIRO
TANAKA KAZUHISA
TANIYAMA MASAYUKI
HARAYAMA HIDEMI
YADO TAKESHI
Application Number:
PCT/JP2014/003386
Publication Date:
March 05, 2015
Filing Date:
June 24, 2014
Export Citation:
Assignee:
PANASONIC CORP (JP)
International Classes:
G05F1/10; H01L21/822; H01L27/04
Domestic Patent References:
| WO2012004935A1 | 2012-01-12 |
Foreign References:
| JP2013200858A | 2013-10-03 | |||
| JP2011238741A | 2011-11-24 | |||
| JPH06175738A | 1994-06-24 | |||
| JP2009165250A | 2009-07-23 |
Attorney, Agent or Firm:
MAEDA & PARTNERS (JP)
Patent business corporation MAEDA PATENT OFFICE (JP)
Patent business corporation MAEDA PATENT OFFICE (JP)
Download PDF:
Previous Patent: THREAD TAKE-UP DEVICE
Next Patent: WAFER POLISHING METHOD AND WAFER POLISHING DEVICE
Next Patent: WAFER POLISHING METHOD AND WAFER POLISHING DEVICE