SHIFT SATURATION PROCESSING METHOD AND APPLICATION THEREOF - SHANGHAI CHIPON MICRO ELECTRONIC CO LTD

Title:

SHIFT SATURATION PROCESSING METHOD AND APPLICATION THEREOF

Document Type and Number:

WIPO Patent Application WO/2022/078264

Kind Code:

A1

Abstract:

A shift saturation processing method and an application thereof, the steps comprising: performing an XNOR operation on every bit of data to be shifted and a most significant bit thereof, selecting all bits in the data to be shifted which are the same as the most significant bit and marking corresponding positions as 1, and marking the other positions as 0, and simultaneously generating a shift mask, generating a post-shift overflow bit selection signal, marking a bit corresponding to a shift overflow as 1, and marking other positions as 0; using the selection signal to select data obtained after saturation determination preprocessing, if the mask is 1, then selecting a corresponding result in the data obtained after saturation determination preprocessing, and otherwise forcing an output of 1; examining whether all results obtained are 1, if yes then no overflow occurred when shifting, and otherwise a shift overflow occurred, and saturation processing is necessary. The present method has clear logic, a simple sequence of steps, implements simultaneous execution of shifting and saturation determination, improves the operating efficiency of shifting, and possesses great application prospects.

More Like This:

JP4278320	Shift arithmetic unit and system
JPH0760430	[Title of Invention] Parallel data processing method

Inventors:

HUANG PENG (CN)
DING XIAO BING (CN)
ZHU SHAO HUA (CN)
FENG CHAO BIN (CN)

Application Number:

PCT/CN2021/122873

Publication Date:

April 21, 2022

Filing Date:

October 09, 2021

Export Citation:

Click for automatic bibliography generation Help

Assignee:

SHANGHAI CHIPON MICRO ELECTRONIC CO LTD (CN)

International Classes:

G06F5/01

Foreign References:

CN112181355A	2021-01-05
CN1828520A	2006-09-06
CN106873940A	2017-06-20
US20050210089A1	2005-09-22

Other References:

LU JIECHENG, CHENG XUE-BIN, DING DING, ZHU SHAO-HUA, DING XIAO-BING, GUI WAN-RU : "Study and Implementation of a Parallel Overflow Checking and Saturating Low Power MAC Units", JOURNAL OF CHINESE COMPUTER SYSTEMS, GAI-KAN BIANJIBU , SHENYANG, CN, vol. 26, no. 10, 31 October 2005 (2005-10-31), CN , pages 1869 - 1872, XP055921847, ISSN: 1000-1220

Attorney, Agent or Firm:

SHANGHAI WITS&WIN PATENT AGENCY OFFICE (CN)

Download PDF:

View/Download PDF PDF Help

Previous Patent: SHIFT AND SATURATION SYNCHRONOUS PROCESSING METHOD AND APPLICATION THEREOF

Next Patent: GENERATION CIRCUIT FOR ZERO FLAG BIT OF MULTIPLIER, AND MULTIPLIER AND DETECTION METHOD